CY7C1472V25-200AXC datasheet(3/31 Pages) CYPRESS

Part #	CY7C1472V25-200AXC

Description	72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined SRAM with NoBL Architecture

Download	31 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

3 / 31 page

CY7C1470V25

CY7C1472V25

CY7C1474V25

Document Number: 38-05290 Rev. *L

Page 3 of 31

Contents

Selection Guide ................................................................ 4

Pin Configurations ........................................................... 4

Pin Definitions .................................................................. 6

Functional Overview ........................................................ 8

Single Read Accesses ................................................ 8

Burst Read Accesses .................................................. 8

Single Write Accesses ................................................. 8

Burst Write Accesses .................................................. 9

Sleep Mode ................................................................. 9

Linear Burst Address Table (MODE = GND) .................. 9

Interleaved Burst Address Table

(MODE = Floating or VDD) ............................................... 9

ZZ Mode Electrical Characteristics ................................. 9

Truth Table ..................................................................... 10

Partial Write Cycle Description ..................................... 10

IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 12

Disabling the JTAG Feature ...................................... 12

TAP Controller State Diagram ....................................... 12

Test Access Port (TAP) ............................................. 12

TAP Controller Block Diagram ...................................... 12

PERFORMING A TAP RESET .................................. 12

TAP REGISTERS ...................................................... 12

TAP Instruction Set ................................................... 13

TAP Timing ...................................................................... 14

TAP AC Switching Characteristics ............................... 14

2.5 V TAP AC Test Conditions ....................................... 15

2.5 V TAP AC Output Load Equivalent ......................... 15

1.8 V TAP AC Test Conditions ....................................... 15

1.8 V TAP AC Output Load Equivalent ........................ 15

TAP DC Electrical Characteristics and

Operating Conditions ..................................................... 15

Identification Register Definitions ................................ 15

Scan Register Sizes ....................................................... 16

Identification Codes ....................................................... 16

Boundary Scan Exit Order (2 M × 36) ........................... 17

Boundary Scan Exit Order (4 M × 18) ........................... 17

Boundary Scan Exit Order (1 M × 72) ........................... 18

Maximum Ratings ........................................................... 19

Operating Range ............................................................. 19

Electrical Characteristics ............................................... 19

Capacitance .................................................................... 20

Thermal Resistance ........................................................ 20

AC Test Loads and Waveforms ..................................... 21

Switching Characteristics .............................................. 22

Switching Waveforms .................................................... 23

Read/Write/Timing ..................................................... 23

NOP, STALL and DESELECT Cycles ....................... 24

ZZ Mode Timing ........................................................ 24

Ordering Information ...................................................... 25

Ordering Code Definitions ......................................... 25

Package Diagrams .......................................................... 26

Acronyms ........................................................................ 28

Document Conventions ................................................. 28

Units of Measure ....................................................... 28

Document History Page ................................................. 29

Sales, Solutions, and Legal Information ...................... 31

Worldwide Sales and Design Support ....................... 31

Products .................................................................... 31

PSoC Solutions ......................................................... 31

[+] Feedback

Similar Part No. - CY7C1472V25-200AXC

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1472V25-200AXC	382Kb / 27P	72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL??Architecture
	CY7C1472V25-200AXC	517Kb / 28P	72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture
	CY7C1472V25-200AXC	854Kb / 38P	72-Mbit (2 M 횞 36/4 M 횞 18/1 M 횞 72) Pipelined SRAM with NoBL??Architecture
	CY7C1472V25-200AXC	506Kb / 39P	72-Mbit (2 M × 36/4 M × 18/1 M × 72) Pipelined SRAM with NoBL™ Architecture June 27, 2013

More results

Similar Description - CY7C1472V25-200AXC

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1470V33	721Kb / 38P	72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined SRAM with NoBL??Architecture
	CY7C1470BV25	981Kb / 29P	72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined SRAM with NoBL Architecture
	CY7C1470BV33	1Mb / 33P	72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined SRAM with NoBL Architecture
	CY7C1470BV33	1Mb / 34P	72-Mbit (2 M x 36/4 M 횞 18/1 M x 72) Pipelined SRAM with NoBL??Architecture
	CY7C1470BV25	935Kb / 29P	72-Mbit (2 M x 36/4 M x 18) Pipelined SRAM with NoBL??Architecture
	CY7C1470V25	506Kb / 39P	72-Mbit (2 M × 36/4 M × 18/1 M × 72) Pipelined SRAM with NoBL™ Architecture June 27, 2013
	CY7C1471BV33	953Kb / 35P	72-Mbit (2 M x 36/4 M x 18/1 M x 72) Flow-Through SRAM with NoBL Architecture
	CY7C1471BV25	1Mb / 33P	72-Mbit (2 M x 36/4 M x 18/1 M x 72) Flow-Through SRAM with NoBL Architecture
	CY7C1480BV25	1Mb / 34P	72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined Sync SRAM
	CY7C1480BV33	1,017Kb / 36P	72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined Sync SRAM

More results

CY7C1472V25-200AXC Datasheet(PDF) 3 Page - Cypress Semiconductor

CY7C1472V25-200AXC Datasheet(HTML) 3 Page - Cypress Semiconductor

Similar Part No. - CY7C1472V25-200AXC

Similar Description - CY7C1472V25-200AXC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

Datasheet Download

Link URL