 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CY7C185-15VI Datasheet(PDF) 5 Page - Cypress Semiconductor |
|
||||||||||||||||||||||||||||||
CY7C185-15VI Datasheet(HTML) 5 Page - Cypress Semiconductor |
|
|
5 / 15 page  CY7C185 Document #: 38-05043 Rev. *E Page 5 of 15 Switching Characteristics Over the Operating Range[4] Parameter Description -15 -20 -35 Unit Min Max Min Max Min Max Read Cycle tRC Read Cycle Time 15 20 35 ns tAA Address to Data Valid 15 20 35 ns tOHA Data Hold from Address Change 3 5 5 ns tACE1 CE1 LOW to Data Valid 15 20 35 ns tACE2 CE2 HIGH to Data Valid 15 20 35 ns tDOE OE LOW to Data Valid 8 9 15 ns tLZOE OE LOW to Low Z 3 3 3 ns tHZOE OE HIGH to High Z[5] 7 8 10 ns tLZCE1 CE1 LOW to Low Z [6] 3 5 5 ns tLZCE2 CE2 HIGH to Low Z 3 3 3 ns tHZCE CE1 HIGH to High Z [5, 6] CE2 LOW to High Z 7 8 10 ns tPU CE1 LOW to Power-up CE2 to HIGH to Power-up 0 0 0 ns tPD CE1 HIGH to Power-down CE2 LOW to Power-down 15 20 20 ns Write Cycle[7] tWC Write Cycle Time 15 20 35 ns tSCE1 CE1 LOW to Write End 12 15 20 ns tSCE2 CE2 HIGH to Write End 12 15 20 ns tAW Address Setup to Write End 12 15 25 ns tHA Address Hold from Write End 0 0 0 ns tSA Address Setup to Write Start 0 0 0 ns tPWE WE Pulse Width 12 15 20 ns tSD Data Setup to Write End 8 10 12 ns tHD Data Hold from Write End 0 0 0 ns tHZWE WE LOW to High Z[5] 7 7 8 ns tLZWE WE HIGH to Low Z 3 5 5 ns Notes 4. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified IOL/IOH and 30-pF load capacitance. 5. tHZOE, tHZCE, and tHZWE are specified with CL = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage. 6. At any temperature and voltage condition, tHZCE is less than tLZCE1 and tLZCE2 for any given device. 7. The internal write time of the memory is defined by the overlap of CE1 LOW, CE2 HIGH, and WE LOW. All 3 signals must be active to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing must be referenced to the rising edge of the signal that terminates the write. [+] Feedback |
Similar Part No. - CY7C185-15VI |
|
Similar Description - CY7C185-15VI |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
