Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7B994V-2AXI Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7B994V-2AXI
Description  High Speed Multi Phase PLL Clock Buffer
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7B994V-2AXI Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7B994V-2AXI Datasheet HTML 5Page - Cypress Semiconductor CY7B994V-2AXI Datasheet HTML 6Page - Cypress Semiconductor CY7B994V-2AXI Datasheet HTML 7Page - Cypress Semiconductor CY7B994V-2AXI Datasheet HTML 8Page - Cypress Semiconductor CY7B994V-2AXI Datasheet HTML 9Page - Cypress Semiconductor CY7B994V-2AXI Datasheet HTML 10Page - Cypress Semiconductor CY7B994V-2AXI Datasheet HTML 11Page - Cypress Semiconductor CY7B994V-2AXI Datasheet HTML 12Page - Cypress Semiconductor CY7B994V-2AXI Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 18 page
background image
RoboClock
CY7B993V, CY7B994V
Document #: 38-07127 Rev. *J
Page 9 of 18
INV3 Pin Function
Bank3 has signal invert capability. The four outputs of Bank3 act
as two pairs of complementary outputs when the INV3 pin is
driven LOW. In complementary output mode, 3QA0 and 3QB0
are non-inverting; 3QA1and 3QB1 are inverting outputs. All four
outputs are inverted when the INV3 pin is driven HIGH. When
the INV3 pin is left in MID, the outputs do not invert. Inversion of
the outputs are independent of the skew and divide functions.
Therefore, clock outputs of Bank3 can be inverted, divided, and
skewed at the same time.
Lock Detect Output Description
The LOCK detect output indicates the lock condition of the
integrated PLL. Lock detection is accomplished by comparing
the phase difference between the reference and feedback
inputs. Phase error is declared when the phase difference
between the two inputs is greater than the specified device
propagation delay limit (tPD).
When in the locked state, after four or more consecutive
feedback clock cycles with phase-errors, the LOCK output is
forced LOW to indicate out-of-lock state.
When in the out-of-lock state, 32 consecutive phase-errorless
feedback clock cycles are required to allow the LOCK output to
indicate lock condition (LOCK = HIGH).
If the feedback clock is removed after LOCK has gone HIGH, a
“Watchdog” circuit is implemented to indicate the out-of-lock
condition after a time-out period by deasserting LOCK LOW. This
time out period is based upon a divided down reference clock.
This assumes that there is activity on the selected REF input. If
there is no activity on the selected REF input then the LOCK
detect pin may not accurately reflect the state of the internal PLL.
Factory Test Mode Description
The device enters factory test mode when the OUTPUT_MODE
is driven to MID. In factory test mode, the device operates with
its internal PLL disconnected; input level supplied to the
reference input is used in place of the PLL output. In TEST mode
the selected FB input(s) must be tied LOW. All functions of the
device are still operational in factory test mode except the
internal PLL and output bank disables. The OUTPUT_MODE
input is designed to be a static input. Dynamically toggling this
input from LOW to HIGH may temporarily cause the device to go
into factory test mode (when passing through the MID state).
Factory Test Reset
When in factory test mode (OUTPUT_MODE = MID), the device
can be reset to a deterministic state by driving the DIS4 input
HIGH. When the DIS4 input is driven HIGH in factory test mode,
all clock outputs go to High Z; after the selected reference clock
pin has five positive transitions, all the internal finite state
machines (FSM) are set to a deterministic state. The determin-
istic state of the state machines depend on the configurations of
the divide selects, skew selects, and frequency select input. All
clock outputs stay in high impedance mode and all FSMs stay in
the deterministic state until DIS4 is deasserted. When DIS4 is
deasserted (with OUTPUT_MODE still at MID), the device
re-enters factory test mode.
Safe Operating Zone
Figure 4 illustrates the operating condition at which the device
does not exceed its allowable maximum junction temperature of
150 °C. Figure 4 shows the maximum number of outputs that can
operate at 185 MHz (with 25 pF load and no air flow) or 200 MHz
(with 10 pF load and no air flow) at various ambient tempera-
tures. At the limit line, all other outputs are configured to
divide-by-two (i.e., operating at 92.5 MHz) or lower frequencies.
The device operates below maximum allowable junction temper-
ature of 150 °C when its configuration (with the specified
constraints) falls within the shaded region (safe operating zone).
Figure 4 shows that at 85 °C, the maximum number of outputs
that can operate at 200 MHz is 6; and at 70 °C, the maximum
number of outputs that can operate at 185 MHz is 16 (with 25 pF
load and 0-m/s air flow).
Figure 4. Typical Safe Operating Zone
Typical Safe Operating Zone
(25-pF Load, 0-m/s air flow )
50
55
60
65
70
75
80
85
90
95
100
2468
10
12
14
16
18
Number of Outputs at 185 MHz
Safe Operating Zone
[+] Feedback


Similar Part No. - CY7B994V-2AXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7B994V-2AXI CYPRESS-CY7B994V-2AXI Datasheet
391Kb / 15P
   High-speed Multi-phase PLL Clock Buffer
CY7B994V-2AXIT CYPRESS-CY7B994V-2AXIT Datasheet
391Kb / 15P
   High-speed Multi-phase PLL Clock Buffer
More results

Similar Description - CY7B994V-2AXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7B9945V CYPRESS-CY7B9945V Datasheet
110Kb / 10P
   High-speed Multi-phase PLL Clock Buffer
CY7B994V CYPRESS-CY7B994V Datasheet
292Kb / 14P
   High-Speed Multi-Phase PLL Clock Buffer
CY7B993V CYPRESS-CY7B993V_05 Datasheet
391Kb / 15P
   High-speed Multi-phase PLL Clock Buffer
CY7B9945V CYPRESS-CY7B9945V_07 Datasheet
261Kb / 11P
   High Speed Multi-phase PLL Clock Buffer
CY7B9945V CYPRESS-CY7B9945V_11 Datasheet
430Kb / 15P
   High Speed Multi-phase PLL Clock Buffer
CY7B9930V CYPRESS-CY7B9930V Datasheet
158Kb / 9P
   High-Speed Multi-Frequency PLL Clock Buffer
CY7B9973V CYPRESS-CY7B9973V Datasheet
167Kb / 8P
   High-Speed Multi-Output PLL Clock Buffer
CY7B995 CYPRESS-CY7B995_07 Datasheet
383Kb / 13P
   2.5/3.3V 200-MHz High-Speed Multi-Phase PLL Clock Buffer
CY7B9950 CYPRESS-CY7B9950_07 Datasheet
331Kb / 12P
   2.5/3.3V, 200 MHz High-Speed Multi-Phase PLL Clock Buffer
CY7B9950 CYPRESS-CY7B9950_06 Datasheet
296Kb / 10P
   2.5/3.3V, 200-MHz High-Speed Multi-Phase PLL Clock Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com