Electronic Components Datasheet Search |
|
CY7B9911V-5JCT Datasheet(PDF) 1 Page - Cypress Semiconductor |
|
CY7B9911V-5JCT Datasheet(HTML) 1 Page - Cypress Semiconductor |
1 / 17 page CY7B9911V 3.3 V RoboClock+™ High Speed Low Voltage Programmable Skew Clock Buffer Cypress Semiconductor Corporation • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document Number: 38-07408 Rev. *F Revised April 7, 2011 Features ■ All output pair skew <100 ps typical (250 max) ■ 3.75 to 110 MHz output operation ■ User selectable output functions ❐ Selectable skew to 18 ns ❐ Inverted and non-inverted ❐ Operation at 1 ⁄ 2 and 1 ⁄ 4 input frequency ❐ Operation at 2x and 4x input frequency (input as low as 3.75 MHz) ■ Zero input-to-output delay ■ 50% duty cycle outputs ■ LVTTL outputs drive 50 Ω terminated lines ■ Operates from a single 3.3 V supply ■ Low operating current ■ 32-pin PLCC package ■ Jitter 100 ps (typical) Functional Description The CY7B9911V 3.3 V RoboClock+™ High Speed Low Voltage Programmable Skew Clock Buffer (LVPSCB) offers user selectable control over system clock functions. These multiple output clock drivers provide the system integrator with functions necessary to optimize the timing of high performance computer systems. Each of the eight individual drivers, arranged in four pairs of user controllable outputs, can drive terminated trans- mission lines with impedances as low as 50 Ω. They deliver minimal and specified output skews and full swing logic levels (LVTTL). Each output is hardwired to one of nine delay or function config- urations. Delay increments of 0.7 to 1.5 ns are determined by the operating frequency with outputs that can skew up to ±6 time units from their nominal “zero” skew position. The completely integrated PLL allows external load and cancels the transmission line delay effects. When this “zero delay” capability of the LVPSCB is combined with the selectable output skew functions, you can create output-to-output delays of up to ±12 time units. Divide-by-two and divide-by-four output functions are provided for additional flexibility in designing complex clock systems. When combined with the internal PLL, these divide functions allow distribution of a low frequency clock that are multiplied by two or four at the clock destination. This facility minimizes clock distribution difficulty enabling maximum system clock speed and flexibility. Logic Block Diagram TEST FB REF VCO AND TIME UNIT GENERATOR FS SELECT INPUTS (THREE LEVEL) SKEW SELECT MATRIX 4F0 4F1 3F0 3F1 2F0 2F1 1F0 1F1 4Q0 4Q1 3Q0 3Q1 2Q0 2Q1 1Q0 1Q1 FILTER PHASE FREQ DET [+] Feedback |
Similar Part No. - CY7B9911V-5JCT |
|
Similar Description - CY7B9911V-5JCT |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |