Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CYD02S36V Datasheet(PDF) 1 Page - Cypress Semiconductor

Part # CYD02S36V
Description  FLEx36??3.3 V (64K x 36) Synchronous Dual-Port RAM
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYD02S36V Datasheet(HTML) 1 Page - Cypress Semiconductor

  CYD02S36V Datasheet HTML 1Page - Cypress Semiconductor CYD02S36V Datasheet HTML 2Page - Cypress Semiconductor CYD02S36V Datasheet HTML 3Page - Cypress Semiconductor CYD02S36V Datasheet HTML 4Page - Cypress Semiconductor CYD02S36V Datasheet HTML 5Page - Cypress Semiconductor CYD02S36V Datasheet HTML 6Page - Cypress Semiconductor CYD02S36V Datasheet HTML 7Page - Cypress Semiconductor CYD02S36V Datasheet HTML 8Page - Cypress Semiconductor CYD02S36V Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 28 page
background image
CYD02S36V/36VA
FLEx36™ 3.3 V (64K x 36) Synchronous
Dual-Port RAM
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document Number: 38-06076 Rev. *J
Revised March 22, 2011
Features
True dual-ported memory cells that enable simultaneous
access of the same memory location
Synchronous pipelined operation
Pipelined output mode allows fast operation
0.18 micron complementary metal oxide semiconductor
(CMOS) for optimum speed and power
High speed clock to data access
3.3 V low power
Active as low as 225 mA (typ.)
Standby as low as 55 mA (typ.)
Mailbox function for message passing
Global master reset
Separate byte enables on both ports
Commercial and industrial temperature ranges
IEEE 1149.1-compatible joint test action group (JTAG)
boundary scan
256 Ball fine-pitch ball grid array (FBGA) (1-mm pitch)
Counter wrap around control
Internal mask register controls counter wrap-around
Counter-interrupt flags to indicate wrap-around
Memory block retransmit operation
Counter readback on address lines
Mask register readback on address lines
Dual chip enables on both ports for easy depth expansion
Seamless migration to next-generation dual-port family
Functional Description
The FLEx36™ family includes 2-Mbit pipelined, synchronous,
true dual-port static RAMs that are high speed, low power 3.3 V
CMOS. Two ports are provided, permitting independent,
simultaneous access to any location in memory. A particular port
can write to a certain location while another port is reading that
location. The result of writing to the same location by more than
one port at the same time is undefined. Registers on control,
address, and data lines allow for minimal setup and hold time.
During a Read operation, data is registered for decreased cycle
time. Each port contains a burst counter on the input address
register. After externally loading the counter with the initial
address, the counter increments the address internally (more
details to follow). The internal Write pulse width is independent
of the duration of the R/W input signal. The internal Write pulse
is self-timed to allow the shortest possible cycle times.
A HIGH on CE0 or LOW on CE1 for one clock cycle powers down
the internal circuitry to reduce the static power consumption. One
cycle with chip enables asserted is required to reactivate the
outputs.
Additional features include: readback of burst-counter internal
address value on address lines, counter-mask registers to
control the counter wrap-around, counter interrupt (CNTINT)
flags, readback of mask register value on address lines,
retransmit functionality, interrupt flags for message passing,
JTAG for boundary scan, and asynchronous Master Reset
(MRST).
Seamless Migration to Next-Generation Dual-Port
Family
Cypress offers a migration path for all devices in this family to the
next-generation devices in the Dual-Port family with a compatible
footprint. Please contact Cypress Sales for more details.
Table 1. Product Selection Guide
Density
2 Mbit
(64K x 36)
Part number
CYD02S36V/36VA
Max. speed (MHz)
167
Max. access time – clock to data (ns)
4.4
Typical operating current (mA)
225
Package
256 FBGA
(17 mm x 17 mm)
[+] Feedback


Similar Part No. - CYD02S36V

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYD02S36V CYPRESS-CYD02S36V Datasheet
483Kb / 28P
   FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
CYD02S36V CYPRESS-CYD02S36V Datasheet
623Kb / 28P
   FLEx36??3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
CYD02S36V-133BBC CYPRESS-CYD02S36V-133BBC Datasheet
483Kb / 28P
   FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
CYD02S36V-133BBC CYPRESS-CYD02S36V-133BBC Datasheet
623Kb / 28P
   FLEx36??3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
CYD02S36V-133BBI CYPRESS-CYD02S36V-133BBI Datasheet
483Kb / 28P
   FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
More results

Similar Description - CYD02S36V

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYD02S36V CYPRESS-CYD02S36V_13 Datasheet
769Kb / 29P
   FLEx36??3.3 V (64K x 36) Synchronous Dual-Port RAM
CYD01S36V CYPRESS-CYD01S36V_08 Datasheet
623Kb / 28P
   FLEx36??3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
CYD01S36V CYPRESS-CYD01S36V Datasheet
483Kb / 28P
   FLEx36 3.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM
CY7C056V CYPRESS-CY7C056V_12 Datasheet
434Kb / 27P
   3.3 V 16K/32K x 36 FLEx36??Asynchronous Dual-Port Static RAM
CY7C056V CYPRESS-CY7C056V_11 Datasheet
719Kb / 26P
   3.3 V 16K/32K x 36 FLEx36??Asynchronous Dual-Port Static RAM
CY7C0851V CYPRESS-CY7C0851V Datasheet
661Kb / 39P
   FLEx36??3.3 V 32 K / 64 K / 128 K / 256 K 횞 36 Synchronous Dual-Port RAM
CY7C057 CYPRESS-CY7C057 Datasheet
459Kb / 23P
   3.3V 16K/32K x 36 FLEx36 Asynchronous Dual-Port Static RAM
CY7C027V CYPRESS-CY7C027V_12 Datasheet
336Kb / 22P
   3.3 V 32K/64K x 16/18 Dual-Port Static RAM
CY7C0850AV CYPRESS-CY7C0850AV Datasheet
829Kb / 31P
   FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
logo
Integrated Silicon Solu...
IS61LP6432A ISSI-IS61LP6432A Datasheet
110Kb / 17P
   64K x 32, 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com