CY7C1354C-200AXC datasheet(1/32 Pages) CYPRESS

Part #	CY7C1354C-200AXC

Description	9-Mbit (256 K 횞 36/512 K 횞 18) Pipelined SRAM with NoBL??Architecture

Download	32 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

1 / 32 page

CY7C1354C, CY7C1356C

9-Mbit (256 K × 36/512 K × 18)

Pipelined SRAM with NoBL™ Architecture

Cypress Semiconductor Corporation

•

198 Champion Court

•

San Jose

, CA 95134-1709

•

408-943-2600

Document Number: 38-05538 Rev. *K

Revised March 2, 2011

9-Mbit (256 K × 36/512 K × 18) Pipelined SRAM with NoBL™ Architecture

Features

■ Pin-compatible and functionally equivalent to ZBT

■ Supports 250 MHz bus operations with zero wait states

❐ Available speed grades are 250, 200, and 166 MHz

■ Internally self-timed output buffer control to eliminate the

need to use asynchronous OE

■ Fully registered (inputs and outputs) for pipelined

operation

■ Byte write capability

■ Single 3.3 V power supply (VDD)

■ 3.3 V or 2.5 V I/O power supply (VDDQ)

■ Fast clock-to-output times

❐ 2.8 ns (for 250 MHz device)

■ Clock enable (CEN) pin to suspend operation

■ Synchronous self-timed writes

■ Available in Pb-free 100-pin TQFP package, Pb-free, and

non Pb-free 119-ball BGA package and 165-ball FBGA

package

■ IEEE 1149.1 JTAG-compatible boundary scan

■ Burst capability – linear or interleaved burst order

■ “ZZ” sleep mode option and stop clock option

Functional Description

The CY7C1354C and CY7C1356C[1] are 3.3 V, 256 K x 36 and

512K x 18 synchronous pipelined burst SRAMs with No Bus

Latency™ (NoBL

 logic, respectively. They are designed to

support unlimited true back-to-back read/write operations with

no wait states. The CY7C1354C and CY7C1356C are

equipped with the advanced (NoBL) logic required to enable

consecutive read/write operations with data being transferred

on every clock cycle. This feature greatly improves the

throughput of data in systems that require frequent write/read

transitions. The CY7C1354C and CY7C1356C are pin

compatible and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled

by the rising edge of the clock. All data outputs pass through

output registers controlled by the rising edge of the clock. The

clock input is qualified by the clock enable (CEN) signal, which

when deasserted suspends operation and extends the

previous clock cycle.

Write operations are controlled by the byte write selects

(BWa–BWd for CY7C1354C and BWa–BWb for CY7C1356C)

and a write enable (WE) input. All writes are conducted with

on-chip synchronous self-timed write circuitry.

Three synchronous chip enables (CE1, CE2, CE3) and an

asynchronous output enable (OE) provide for easy bank

selection and output tristate control. To avoid bus contention,

the output drivers are synchronously tristated during the data

portion of a write sequence.

Note

1. For best-practices recommendations, refer to the Cypress application note System Design Guidelines on www.cypress.com.

Logic Block Diagram – CY7C1354C (256 K × 36)

A0, A1, A

C

MODE

BW a

BW b

WE

CE1

CE2

CE3

OE

READ LOGIC

DQ s

DQ Pa

DQ Pb

DQ Pc

DQ Pd

D

A

T

A

S

T

E

R

I

N

G

O

U

T

P

U

T

B

U

F

E

R

S

MEMORY

ARRAY

E

INPUT

REGISTER 0

ADDRESS

REGISTER 0

WRITE ADDRESS

REGISTER 1

WRITE ADDRESS

REGISTER 2

WRITE REGISTRY

AND DATA COHERENCY

CONTROL LOGIC

BURST

LOGIC

A0'

A1'

D1

D0

Q1

Q0

A0

A1

C

ADV/LD

E

INPUT

REGISTER 1

S

E

N

S

E

A

M

P

S

E

CLK

CEN

WRITE

DRIVERS

BW c

BW d

ZZ

SLEEP

CONTROL

O

U

T

P

U

T

R

E

G

I

S

T

E

R

S

[+] Feedback

Similar Part No. - CY7C1354C-200AXC

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1354C-200AXC	516Kb / 28P	9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL??Architecture

More results

Similar Description - CY7C1354C-200AXC

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1354CV25	835Kb / 33P	9-Mbit (256 K 횞 36/512 K 횞 18) Pipelined SRAM with NoBL??Architecture
	CY7C1360C	1Mb / 37P	9-Mbit (256 K 횞 36/512 K 횞 18) Pipelined SRAM
	CY7C1355C	783Kb / 33P	9-Mbit (256 K 횞 36 / 512 K 횞 18) Flow-Through SRAM with NoBL??Architecture
	CY7C1370DV25	774Kb / 30P	18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM with NoBL??Architecture
	CY7C1372D	968Kb / 31P	18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM with NoBL??Architecture
	CY7C1366C	984Kb / 32P	9-Mbit (256 K 횞 36/512 K 횞 18) Pipelined DCD Sync SRAM
	CY7C1352G	538Kb / 20P	4-Mbit (256 K 횞 18) Pipelined SRAM with NoBL??Architecture
	CY7C1361C	1Mb / 34P	9-Mbit (256 K 횞 36/512 K 횞 18) Flow-Through SRAM
	CY7C1350G	621Kb / 21P	4-Mbit (128 K 횞 36) Pipelined SRAM with NoBL??Architecture
	CY7C1371D	1Mb / 37P	18-Mbit (512 K 횞 36/1 M 횞 18) Flow-Through SRAM with NoBL??Architecture

More results

CY7C1354C-200AXC Datasheet(PDF) 1 Page - Cypress Semiconductor

CY7C1354C-200AXC Datasheet(HTML) 1 Page - Cypress Semiconductor

Similar Part No. - CY7C1354C-200AXC

Similar Description - CY7C1354C-200AXC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL