Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1150KV18 Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY7C1150KV18
Description  18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1150KV18 Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY7C1150KV18 Datasheet HTML 1Page - Cypress Semiconductor CY7C1150KV18 Datasheet HTML 2Page - Cypress Semiconductor CY7C1150KV18 Datasheet HTML 3Page - Cypress Semiconductor CY7C1150KV18 Datasheet HTML 4Page - Cypress Semiconductor CY7C1150KV18 Datasheet HTML 5Page - Cypress Semiconductor CY7C1150KV18 Datasheet HTML 6Page - Cypress Semiconductor CY7C1150KV18 Datasheet HTML 7Page - Cypress Semiconductor CY7C1150KV18 Datasheet HTML 8Page - Cypress Semiconductor CY7C1150KV18 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 29 page
background image
CY7C1146KV18, CY7C1157KV18
CY7C1148KV18, CY7C1150KV18
Document Number: 001-58912 Rev. *C
Page 4 of 29
Contents
Pin Configuration ............................................................. 5
Functional Overview ........................................................ 9
Application Example ...................................................... 10
Truth Table ...................................................................... 11
Write Cycle Descriptions ............................................... 11
IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 13
TAP Controller State Diagram ....................................... 15
TAP Controller Block Diagram ...................................... 16
TAP Electrical Characteristics ...................................... 16
TAP AC Switching Characteristics ............................... 17
TAP Timing and Test Conditions .................................. 17
Identification Register Definitions ................................ 18
Scan Register Sizes ....................................................... 18
Instruction Codes ........................................................... 18
Boundary Scan Order .................................................... 19
Power Up Sequence in DDR II+ SRAM ......................... 20
Power Up Sequence ................................................. 20
PLL Constraints ......................................................... 20
Maximum Ratings ........................................................... 21
Operating Range ............................................................. 21
Neutron Soft Error Immunity ......................................... 21
Electrical Characteristics ............................................... 21
DC Electrical Characteristics ..................................... 21
AC Electrical Characteristics ..................................... 22
Capacitance .................................................................... 23
Thermal Resistance ........................................................ 23
Switching Characteristics .............................................. 24
Switching Waveforms .................................................... 25
Ordering Information ...................................................... 26
Ordering Code Definitions ........................................ 26
Package Diagram ............................................................ 27
Acronyms ....................................................................... 28
Document Conventions ................................................. 28
Units of Measure ....................................................... 28
Document History Page ................................................. 29
Sales, Solutions, and Legal Information ...................... 29
Worldwide Sales and Design Support ....................... 29
Products .................................................................... 29
PSoC Solutions ......................................................... 29
[+] Feedback


Similar Part No. - CY7C1150KV18

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C11501KV18 CYPRESS-CY7C11501KV18 Datasheet
854Kb / 29P
   18-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C11501KV18-400BZXC CYPRESS-CY7C11501KV18-400BZXC Datasheet
854Kb / 29P
   18-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C11501KV18-400BZXI CYPRESS-CY7C11501KV18-400BZXI Datasheet
854Kb / 29P
   18-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1150V18 CYPRESS-CY7C1150V18 Datasheet
1Mb / 27P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1150V18-333BZC CYPRESS-CY7C1150V18-333BZC Datasheet
1Mb / 27P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
More results

Similar Description - CY7C1150KV18

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1166KV18 CYPRESS-CY7C1166KV18 Datasheet
874Kb / 29P
   18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C11661KV18 CYPRESS-CY7C11661KV18 Datasheet
754Kb / 26P
   18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1668KV18 CYPRESS-CY7C1668KV18 Datasheet
771Kb / 30P
   144-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1268KV18 CYPRESS-CY7C1268KV18_12 Datasheet
871Kb / 28P
   36-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1166V18 CYPRESS-CY7C1166V18 Datasheet
1Mb / 27P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C2168KV18 CYPRESS-CY7C2168KV18 Datasheet
879Kb / 29P
   18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
CY7C1268XV18 CYPRESS-CY7C1268XV18 Datasheet
900Kb / 28P
   36-Mbit DDR II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1648KV18 CYPRESS-CY7C1648KV18_12 Datasheet
857Kb / 30P
   144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1548KV18 CYPRESS-CY7C1548KV18_12 Datasheet
844Kb / 29P
   72-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1566KV18 CYPRESS-CY7C1566KV18_11 Datasheet
921Kb / 31P
   72-Mbit DDR II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com