Electronic Components Datasheet Search |
|
MPC5602D Datasheet(PDF) 1 Page - Freescale Semiconductor, Inc |
|
MPC5602D Datasheet(HTML) 1 Page - Freescale Semiconductor, Inc |
1 / 77 page Freescale Semiconductor Data Sheet: Advance Information Document Number: MPC5602D Rev. 3.1, 02/2011 © Freescale Semiconductor, Inc., 2009, 2010. All rights reserved. Preliminary—Subject to Change Without Notice This document contains information on a new product. Specifications and information herein are subject to change without notice. MPC5602D 100 LQFP 14 mm x 14 mm 64 LQFP 10 mm x 10 mm • Single issue, 32-bit CPU core complex (e200z0) — Compliant with the Power Architecture® embedded category — Includes an instruction set enhancement allowing variable length encoding (VLE) for code size footprint reduction. With the optional encoding of mixed 16-bit and 32-bit instructions, it is possible to achieve significant code size footprint reduction. • Up to 256 KB on-chip Code Flash supported with Flash controller and ECC • 64 KB on-chip Data Flash with ECC • Up to 16 KB on-chip SRAM with ECC • Interrupt controller (INTC) with multiple interrupt vectors, including 20 external interrupt sources and 18 external interrupt/wakeup sources • Frequency modulated phase-locked loop (FMPLL) • Crossbar switch architecture for concurrent access to peripherals, Flash, or SRAM from multiple bus masters • Boot assist module (BAM) supports internal Flash programming via a serial link (CAN or SCI) • Timer supports input/output channels providing a range of 16-bit input capture, output compare, and pulse width modulation functions (eMIOS-lite) • Up to 33 channel 12-bit analog-to-digital converter (ADC) • 2 serial peripheral interface (DSPI) modules • 3 serial communication interface (LINFlex) modules • 1 enhanced full CAN (FlexCAN) module with configurable buffers • Up to 79 configurable general purpose pins supporting input and output operations (package dependent) • Real Time Counter (RTC) with clock source from 128 kHz or 16 MHz internal RC oscillator supporting autonomous wakeup with 1 ms resolution with max timeout of 2 seconds • Up to 4 periodic interrupt timers (PIT) with 32-bit counter resolution • 1 System Module Timer (STM) • Nexus development interface (NDI) per IEEE-ISTO 5001-2003 Class 1 standard • Device/board boundary Scan testing supported with per Joint Test Action Group (JTAG) of IEEE (IEEE 1149.1) • On-chip voltage regulator (VREG) for regulation of input supply for all internal levels MPC5602D Microcontroller Data Sheet |
Similar Part No. - MPC5602D |
|
Similar Description - MPC5602D |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |