Electronic Components Datasheet Search |
|
MAX7033 Datasheet(PDF) 9 Page - Maxim Integrated Products |
|
MAX7033 Datasheet(HTML) 9 Page - Maxim Integrated Products |
9 / 15 page 315MHz/433MHz ASK Superheterodyne Receiver with AGC Lock _______________________________________________________________________________________ 9 Functional Diagram LNAOUT MIXIN1 MIXIN2 0˚ 90˚ IFIN1 MIXOUT IFIN2 RSSI RDF2 100k Ω RDF1 100k Ω DIVIDE BY 64 VCO LOOP FILTER PHASE DETECTOR CRYSTAL DRIVER POWER- DOWN IF LIMITING AMPS 14 LNASRC DATA SLICER DATA FILTER Q ∑ I AUTOMATIC GAIN CONTROL IMAGE REJECTION 3.2V REG 24 2 IRSEL 13 5, 10 AVDD VDD5 DVDD DGND AGND LNAIN 3 XTALSEL 16 XTAL1 1 XTAL2 28 SHDN 27 DATAOUT 25 DSN 20 DSP 23 DFO 19 PDOUT 26 OPP 21 DFFB 22 4 15 6 8 9 11 12 17 18 AC ÷2 ÷1 MAX7033 LNA 7 AVDD 28-PIN TSSOP PACKAGE Pin Description (continued) PIN TSSOP THIN QFN NAME FUNCTION 28 28 XTAL2 Crystal Input 2. Can also be driven with an external reference oscillator. (See the Crystal Oscillator section.) — 1, 13, 21, 25 N.C No Connection — — EP Exposed Pad (TQFN Only). Connect EP to GND. Detailed Description The MAX7033 CMOS superheterodyne receiver and a few external components provide the complete receive chain from the antenna to the digital output data. Depending on signal power and component selection, data rates as high as 33kbps Manchester (66kbps NRZ) can be achieved. The MAX7033 is designed to receive binary ASK data modulated in the 300MHz to 450MHz frequency range. ASK modulation uses a difference in amplitude of the carrier to represent logic 0 and logic 1 data. Voltage Regulator For operation with a single +3.0V to +3.6V supply voltage, connect AVDD, DVDD, and VDD5 to the supply voltage. For operation with a single +4.5V to +5.5V supply voltage, connect VDD5 to the supply voltage. An on-chip voltage regulator drives one of the AVDD pins to approximately +3.2V. For proper operation, DVDD and both the AVDD pins must be connected together. Bypass VDD5, DVDD, and the pin 7 AVDD pin to AGND with 0.01μF capacitors, and the pin 2 AVDD pin to AGND with a 0.1μF capacitor, all placed as close as possible to the pins. Low-Noise Amplifier The LNA is an nMOS cascode amplifier with off-chip inductive degeneration, with a 3.0dB noise figure and an IIP3 of -12dBm. The gain and noise figures are dependent on both the antenna matching network at the LNA input and the LC tank network between the LNA output and the mixer inputs. |
Similar Part No. - MAX7033_11 |
|
Similar Description - MAX7033_11 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |