Electronic Components Datasheet Search |
|
SX8724E082TDT Datasheet(PDF) 8 Page - Semtech Corporation |
|
SX8724E082TDT Datasheet(HTML) 8 Page - Semtech Corporation |
8 / 53 page ADVANCED COMMUNICATIONS & SENSING V1.23 © 2009 Semtech Corp. www.semtech.com 8 SX8724 ZoomingADC™ for Pressure and Temperature Sensing Timing Characteristics Parameter Symbol Comments / Conditions Min Typ Max Unit Interrupt (Ready) timing specification READY pulse width (2) tIRQ 1 1/FS 2-WIRE timing specifications(1) SCL clock frequency fSCL 0 400 kHz SCL low period tLOW 1.3 µs SCL high period tHIGH 0.6 µs Data setup time tSU;DAT 100 ns Data hold time tHD;DAT 0 ns Repeated start setup time tSU;STA 0.6 µs Start condition hold time tHD;STA 0.6 µs Stop condition hold time tSU;STO 0.6 µs Bus free time between stop and start tBUF 1.3 µs Input glitch suppression tSP 50 ns Notes: (1) All timing specifications are referred to VILmin and VIHmax voltage levels defined for the SCL and SDA pins. (2) The READY pulse indicates End of Conversion. This is a Low going pulse of duration equal to one cycle of the ADC sampling rate. 2-WIRE Timing Waveforms Figure 1 - 2-WIRE Start and Stop timings Figure 2 - 2-WIRE Data timings SDA SCL t SU;STA t HD;STA t SU;STO t BUF SDA SCL t LOW t HIGH t HD;DAT t SU;DAT t SP |
Similar Part No. - SX8724E082TDT |
|
Similar Description - SX8724E082TDT |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |