Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SY89231UMGTR Datasheet(PDF) 6 Page - Micrel Semiconductor

Part # SY89231UMGTR
Description  3.2GHz Precision, LVDS 첨3, 첨5 Clock Divider
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICREL [Micrel Semiconductor]
Direct Link  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

SY89231UMGTR Datasheet(HTML) 6 Page - Micrel Semiconductor

Back Button SY89231UMGTR Datasheet HTML 2Page - Micrel Semiconductor SY89231UMGTR Datasheet HTML 3Page - Micrel Semiconductor SY89231UMGTR Datasheet HTML 4Page - Micrel Semiconductor SY89231UMGTR Datasheet HTML 5Page - Micrel Semiconductor SY89231UMGTR Datasheet HTML 6Page - Micrel Semiconductor SY89231UMGTR Datasheet HTML 7Page - Micrel Semiconductor SY89231UMGTR Datasheet HTML 8Page - Micrel Semiconductor SY89231UMGTR Datasheet HTML 9Page - Micrel Semiconductor SY89231UMGTR Datasheet HTML 10Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 15 page
background image
Micrel, Inc.
SY89231U
November 2007
M9999-110507-A
hbwhelp@micrel.com or (408) 955-1690
6
AC Electrical Characteristics
(8)
VCC = 2.5V ±5%; RL = 100
Ω across the outputs; T
A = –40°C to + 85°C, unless otherwise stated.
Symbol
Parameter
Condition
Min
Typ
Max
Units
fMAX
Maximum Input Operating
Frequency
VOUT
≥ 200mV
3.2
4.5
GHz
tw
Minimum Pulse Width
IN, /IN
140
ps
tpd
Differential Propagation Delay
In-to-Q
410
610
810
ps
/MR(H-L)-to-Q
210
410
610
ps
tRR
Reset Recovery Time
/MR(L-H)-to-IN
400
ps
tS EN
Set-up Time
EN-to-IN
Note 9
50
ps
tH EN
Hold Time
IN-to-EN
Note 9
250
ps
tskew
Part-to-Part Skew
Note 10
300
ps
tJITTER
Clock
Random Jitter
Note 11
1
psRMS
Cycle-to-Cycle Jitter
Note 12
1
psRMS
Total Jitter
Note 13
10
psPP
tr, tf
Output Rise/Fall Time (20% to
80%)
At full output swing.
90
200
ps
Output Duty Cycle(÷ 3)
Duty Cycle (input): 50%; f
≤3.2GHz,
Note 14
46
54
%
Output Duty Cycle(÷ 5)
Duty Cycle (input): 50%; f
≤3.2GHz,
Note 14
47
53
%
Notes:
8. High-frequency AC-parameters are guaranteed by design and characterization.
9. Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous
applications, set-up and hold do not apply.
10. Part-to-Part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at
the respective inputs.
11. Random Jitter is measured with a K28.7 character pattern, measured at <fMAX.
12. Cycle-to-Cycle Jitter definition: the variation of periods between adjacent cycles, Tn – Tn-1 where T is the time between rising edges of the
output signal.
13. Total Jitter definition: with an ideal clock input of frequency <fMAX, no more than one output edge in 10
12 output edges will deviate by more
than the specified peak-to-peak jitter value.
14. For Input Duty Cycle different from 50%, see “Output Duty Cycle Equation” in “Functional Description” subsection.


Similar Part No. - SY89231UMGTR

ManufacturerPart #DatasheetDescription
logo
Micrel Semiconductor
SY89231U MICREL-SY89231U Datasheet
603Kb / 16P
   1GHz Precision, LVPECL 첨3, 첨5 Clock Divider with Fail-Safe Input and Internal Termination
More results

Similar Description - SY89231UMGTR

ManufacturerPart #DatasheetDescription
logo
Micrel Semiconductor
SY89230U MICREL-SY89230U_10 Datasheet
457Kb / 15P
   3.2GHz Precision, LVPECL 첨3, 첨5 Clock Divider
SY89230U MICREL-SY89230U Datasheet
465Kb / 15P
   3.2GHz Precision, LVPECL 첨3, 첨5 Clock Divider
SY89228U MICREL-SY89228U_10 Datasheet
551Kb / 16P
   1GHz Precision, LVPECL 첨3, 첨5 Clock Divider
SY89229U MICREL-SY89229U Datasheet
516Kb / 16P
   1GHz Precision, LVDS 첨3, 첨5 Clock Divider with Fail Safe Input and Internal Termination
SY89228U MICREL-SY89228U Datasheet
603Kb / 16P
   1GHz Precision, LVPECL 첨3, 첨5 Clock Divider with Fail-Safe Input and Internal Termination
logo
Renesas Technology Corp
ICS874208I RENESAS-ICS874208I Datasheet
494Kb / 20P
   2.5V Differential LVDS Clock Divider and Fanout Buffer
9/18/14
8T74S208A-01 RENESAS-8T74S208A-01 Datasheet
563Kb / 20P
   2.5V Differential LVDS Clock Divider and Fanout Buffer
08/17/16
8T74S208B RENESAS-8T74S208B Datasheet
662Kb / 22P
   2.5V Differential LVDS Clock Divider and Fanout Buffer
August 10, 2016
logo
Integrated Device Techn...
8T74S208A-01 IDT-8T74S208A-01_16 Datasheet
367Kb / 19P
   2.5V Differential LVDS Clock Divider and Fanout Buffer
874208I IDT-874208I Datasheet
298Kb / 19P
   2.5V Differential LVDS Clock Divider and Fanout Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com