Electronic Components Datasheet Search |
|
R5F562N8BDFB Datasheet(PDF) 4 Page - Renesas Technology Corp |
|
R5F562N8BDFB Datasheet(HTML) 4 Page - Renesas Technology Corp |
4 / 25 page RX62N Group and RX621 Group 16-Bit SDRAM Connection and Access Examples R01AN0585EJ0202 Rev.2.02 Page 4 of 22 Feb 14, 2014 4. Operating Description 4.1 SDRAM Initialization Sequence Setup Before accessing the SDRAM used, it is necessary to initialize that SDRAM. This initialization should be performed once after a reset. The initialization sequence must observe the initialization auto refresh interval, initialization auto refresh count, and initialization precharge cycle stipulated in the SDRAM's data sheet. The methods for determining the setting values are shown below. Table 3 lists the setting values. (1) Initialization auto refresh interval Since the auto refresh interval (tRFC) for the SDRAM used in this application note is 66 ns (minimum), the SDRAMC initialization auto refresh interval must meet the following condition. 66 ns (min) ≤ initialization auto refresh interval Also, since the SDRAM clock (SDCLK) setting used in this application note is 48 MHz, the SDCLK period will be 1/48 MHz. Therefore, 66 ns (min)/(1/48 MHz) = 3.17 cycles Accordingly, an initialization auto refresh period of at least 4 cycles is required. Therefore the initialization auto refresh period bits (ARFI[3:0]) are set to 0001b. (2) Initialization auto refresh count The SDRAM used in this application note requires that the initialization auto refresh operation be performed twice. Therefore the initialization auto refresh count bits (ARFC[3:0]) are set to 0010b. (3) Initialization precharge cycle Since the precharge command period (tRP) for the SDRAM used in this application note is 20 ns (minimum), the SDRAMC initialization precharge cycle count must meet the following condition. 20 ns (min) ≤ initialization precharge cycle count Since 20 ns/(1/48 MHz) = 0.96 cycles, at least one SDRAM initialization precharge cycle is required. However, since fewer than 3 cycles cannot be set according to the RX62N SDRAMC specifications, the set value will be 3 cycles. Therefore the initialization precharge cycle count setting bits (PRC[2:0]) are set to 000b. |
Similar Part No. - R5F562N8BDFB |
|
Similar Description - R5F562N8BDFB |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |