M48Z128, M48Z128Y, M48Z128V

Operating modes

Doc ID 2426 Rev 5

9/20

2.2

WRITE mode

The M48Z128/Y/V is in the WRITE mode whenever W and E are active. The start of a

WRITE is referenced from the latter occurring falling edge of W or E. A WRITE is terminated

by the earlier rising edge of W or E.

The addresses must be held valid throughout the cycle. E or W must return high for

although, if the output bus has been activated by a low on E and G, a low on W will disable

Figure 6.

WRITE enable controlled, WRITE AC waveforms

Note:

Output enable (G) = high.

Figure 7.

Chip enable controlled, WRITE AC waveforms

Note:

Output enable (G) = high.

AI01198

tAVAV

tWHAX

tDVWH

DATA INPUT

A0-A16

E

W

DQ0-DQ7

VALID

tAVWH

tAVEL

tWLWH

tAVWL

tWLQZ

tWHDX

tWHQX

AI01199

tAVAV

tEHAX

tDVEH

A0-A16

E

W

DQ0-DQ7

VALID

tAVEH

tAVEL

tAVWL

tELEH

tEHDX

DATA INPUT