 |
 |
|
| MPC8315ECVRAGDA |
|
|||||||||||||||||
 FREESCALE
|
| |||||||||||||||||
|
23 page 
MPC8315E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 0 Freescale Semiconductor 23 DDR and DDR2 SDRAM Figure 7. Timing Diagram for tDDKHMH Figure 8 shows the DDR and DDR2 SDRAM output timing diagram. Figure 8. DDR and DDR2 SDRAM Output Timing Diagram MDQS MCK MCK tMCK tDDKHMH(max) = 0.6 ns tDDKHMH(min) = –0.6 ns MDQS ADDR/CMD tDDKHAS, tDDKHCS tDDKHMH tDDKLDS tDDKHDS MDQ[x] MDQS[n] MCK MCK tMCK tDDKLDX tDDKHDX D1 D0 tDDKHAX, tDDKHCX Write A0 NOOP tDDKHME tDDKHMP |
