Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MCF5211LCVM66 Datasheet(PDF) 8 Page - Freescale Semiconductor, Inc

Part # MCF5211LCVM66
Description  MCF5213 ColdFire Microcontroller
Download  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MCF5211LCVM66 Datasheet(HTML) 8 Page - Freescale Semiconductor, Inc

Back Button MCF5211LCVM66 Datasheet HTML 4Page - Freescale Semiconductor, Inc MCF5211LCVM66 Datasheet HTML 5Page - Freescale Semiconductor, Inc MCF5211LCVM66 Datasheet HTML 6Page - Freescale Semiconductor, Inc MCF5211LCVM66 Datasheet HTML 7Page - Freescale Semiconductor, Inc MCF5211LCVM66 Datasheet HTML 8Page - Freescale Semiconductor, Inc MCF5211LCVM66 Datasheet HTML 9Page - Freescale Semiconductor, Inc MCF5211LCVM66 Datasheet HTML 10Page - Freescale Semiconductor, Inc MCF5211LCVM66 Datasheet HTML 11Page - Freescale Semiconductor, Inc MCF5211LCVM66 Datasheet HTML 12Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 54 page
background image
MCF5213 ColdFire Microcontroller, Rev. 4
Family Configurations
Freescale Semiconductor
8
– Loss of lock
– Low-voltage detection (LVD)
— Status flag indication of source of last reset
Chip configuration module (CCM)
— System configuration during reset
— Selects one of six clock modes
— Configures output pad drive strength
— Unique part identification number and part revision number
General purpose I/O interface
— Up to 56 bits of general purpose I/O
— Bit manipulation supported via set/clear functions
— Programmable drive strengths
— Unused peripheral pins may be used as extra GPIO
JTAG support for system level board testing
1.2.2
V2 Core Overview
The version 2 ColdFire processor core is comprised of two separate pipelines decoupled by an instruction buffer. The two-stage
instruction fetch pipeline (IFP) is responsible for instruction-address generation and instruction fetch. The instruction buffer is
a first-in-first-out (FIFO) buffer that holds prefetched instructions awaiting execution in the operand execution pipeline (OEP).
The OEP includes two pipeline stages. The first stage decodes instructions and selects operands (DSOC); the second stage
(AGEX) performs instruction execution and calculates operand effective addresses, if needed.
The V2 core implements the ColdFire instruction set architecture revision A+ with support for a separate user stack pointer
register and four new instructions to assist in bit processing. Additionally, the core includes the multiply-accumulate (MAC)
unit for improved signal processing capabilities. The MAC implements a three-stage arithmetic pipeline, optimized for 16x16
bit operations, with support for one 32-bit accumulator. Supported operands include 16- and 32-bit signed and unsigned
integers, signed fractional operands, and a complete set of instructions to process these data types. The MAC provides support
for execution of DSP operations within the context of a single processor at a minimal hardware cost.
1.2.3
Integrated Debug Module
The ColdFire processor core debug interface is provided to support system debugging with low-cost debug and emulator
development tools. Through a standard debug interface, access to debug information and real-time tracing capability is provided
on 100-lead packages. This allows the processor and system to be debugged at full speed without the need for costly in-circuit
emulators.
The on-chip breakpoint resources include a total of nine programmable 32-bit registers: an address and an address mask register,
a data and a data mask register, four PC registers, and one PC mask register. These registers can be accessed through the
dedicated debug serial communication channel or from the processor’s supervisor mode programming model. The breakpoint
registers can be configured to generate triggers by combining the address, data, and PC conditions in a variety of single- or
dual-level definitions. The trigger event can be programmed to generate a processor halt or initiate a debug interrupt exception.
This device implements revision B+ of the ColdFire Debug Architecture.
The processor’s interrupt servicing options during emulator mode allow real-time critical interrupt service routines to be
serviced while processing a debug interrupt event. This ensures the system continues to operate even during debugging.
To support program trace, the V2 debug module provides processor status (PST[3:0]) and debug data (DDATA[3:0]) ports.
These buses and the PSTCLK output provide execution status, captured operand data, and branch target addresses defining
processor activity at the CPU’s clock rate. The device includes a new debug signal, ALLPST. This signal is the logical AND of
the processor status (PST[3:0]) signals and is useful for detecting when the processor is in a halted state (PST[3:0] = 1111).


Similar Part No. - MCF5211LCVM66

ManufacturerPart #DatasheetDescription
logo
Freescale Semiconductor...
MCF5211LCVM66 FREESCALE-MCF5211LCVM66 Datasheet
944Kb / 56P
   ColdFire Microcontroller
More results

Similar Description - MCF5211LCVM66

ManufacturerPart #DatasheetDescription
logo
Freescale Semiconductor...
MCF52211 FREESCALE-MCF52211 Datasheet
1Mb / 54P
   ColdFire Microcontroller
MCF51AC256 FREESCALE-MCF51AC256_09 Datasheet
1Mb / 46P
   ColdFire Microcontroller
MCF51EM256 FREESCALE-MCF51EM256 Datasheet
1Mb / 54P
   ColdFire Microcontroller
MCF52259 FREESCALE-MCF52259_10 Datasheet
2Mb / 46P
   ColdFire Microcontroller
MCF52235DS FREESCALE-MCF52235DS Datasheet
1,001Kb / 54P
   ColdFire Microcontroller
MCF5213 FREESCALE-MCF5213_07 Datasheet
944Kb / 56P
   ColdFire Microcontroller
MCF52211 FREESCALE-MCF52211_07 Datasheet
957Kb / 56P
   ColdFire Microcontroller
MCF52223DS FREESCALE-MCF52223DS Datasheet
1Mb / 56P
   ColdFire Microcontroller
MCF52110 FREESCALE-MCF52110 Datasheet
1Mb / 54P
   ColdFire Microcontroller
MCF52223 FREESCALE-MCF52223_07 Datasheet
1Mb / 56P
   ColdFire Microcontroller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com