 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PX1012AI-ELG Datasheet(PDF) 1 Page - NXP Semiconductors |
|
||||||||||||||||||||||||||||||
PX1012AI-ELG Datasheet(HTML) 1 Page - NXP Semiconductors |
|
|
1 / 32 page  1. General description The PX1011A/PX1012A is a high-performance, low-power, single-lane PCI Express electrical PHYsical layer (PHY) that handles the low level PCI Express protocol and signaling. The PX1011A/1012A PCI Express PHY is compliant to the PCI Express Base Specification, Rev. 1.0a, and Rev. 1.1. The PX1011A/1012A includes features such as clock and data recovery (CDR), data serialization and de-serialization, 8b/10b encoding, analog buffers, elastic buffer and receiver detection, and provides superior performance to the Media Access Control (MAC) layer devices. The PX1011A/1012A is a 2.5 Gbit/s PCI Express PHY with 8-bit data PXPIPE interface. Its PXPIPE interface is a superset of the PHY Interface for the PCI Express (PIPE) specification, enhanced and adapted for off-chip applications with the introduction of a source synchronous clock for transmit and receive data. The 8-bit data interface operates at 250 MHz with SSTL_2 signaling. The SSTL_2 signaling is compatible with the I/O interfaces available in FPGA products. The PX1011A/1012A PCI Express PHY supports advanced power management functions. The PX1011AI/PX1012AI is for the industrial temperature range ( −40 °C to +85 °C). 2. Features 2.1 PCI Express interface I Compliant to PCI Express Base Specification 1.1 I Single PCI Express 2.5 Gbit/s lane I Data and clock recovery from serial stream I Serializer and De-serializer (SerDes) I Receiver detection I 8b/10b coding and decoding, elastic buffer and word alignment I Supports loopback I Supports direct disparity control for use in transmitting compliance pattern I Supports lane polarity inversion I Low jitter and Bit Error Rate (BER) 2.2 PHY/MAC interface I Based on Intel PHY Interface for PCI Express architecture v1.0 (PIPE) I Adapted for off-chip with additional synchronous clock signals (PXPIPE) I 8-bit parallel data interface for transmit and receive at 250 MHz I 2.5 V SSTL_2 class I signaling PX1011A/PX1012A PCI Express stand-alone X1 PHY Rev. 02 — 18 May 2006 Product data sheet |
Similar Part No. - PX1012AI-ELG |
|
Similar Description - PX1012AI-ELG |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
