Electronic Components Datasheet Search |
|
ATF22LV10C Datasheet(PDF) 6 Page - ATMEL Corporation |
|
ATF22LV10C Datasheet(HTML) 6 Page - ATMEL Corporation |
6 / 19 page 6 0780M–PLD–7/10 Atmel ATF22LV10C 3.7 Power-up Reset The registers in the Atmel® ATF22LV10C are designed to reset during power-up. At a point delayed slightly from V CC crossing VRST, all registers will be reset to the low state. The output state will depend on the polarity of the buffer. This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how V CC actually rises in the system, the following conditions are required: 1. The V CC rise must be monotonic and start below 0.7V 2. The clock must remain stable during T PR 3. After T PR, all input and feedback setup times must be met before driving the clock pin high 3.8 Preload of Register Outputs The ATF22LV10C registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming. 4. Electronic Signature Word There are 64-bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data. 5. Security Fuse Usage A single fuse is provided to prevent unauthorized copying of the ATF22LV10C fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible. The security fuse should be programmed last, as its effect is immediate. 6. Programming/Erasing Programming/erasing is performed using standard PLD programmers. See CMOS PLD Programming Hardware & Software Support for information on software/programming. Table 6-1. Programming/Erasing 7. Input and I/O Pin-keeper All ATF22V10C family members have internal input and I/O pin-keeper circuits. Therefore, whenever inputs or I/Os are not being driven externally, they will maintain their last driven state. This ensures that all logic array inputs and device outputs are at known states. These are relatively weak active circuits that can be easily overridden by TTL-compatible drivers (see Input and I/O diagrams on page 7). Parameter Description Typ Max Units T PR Power-up Reset Time 600 1,000 ns V RST Power-up Reset Voltage 2.5 3.0 V |
Similar Part No. - ATF22LV10C |
|
Similar Description - ATF22LV10C |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |