 |
 |
|
| R5F357EEJFF |
|
|||||||||||||||||
 RENESAS
|
| |||||||||||||||||
|
14 page 
REJ03B0267-0101 Rev.1.01 Page 14 of 156 Jul 23, 2010 M16C/5M Group, M16C/57 Group 1. Overview Figure 1.5 64-Pin Block Diagram Port P0 Port P1 Port P2 Port P3 4 3 8 4 Peripherals Timer (16-bit) Output (timer A): 5 Input (timer B): 3 Three-phase motor control circuit Timer S (Input capture/output compare) Time measurement: 8 channels Waveform generating: 8 channels A/D converter (10-bit x 16 channels) UART/clock synchronous serial interface (4 channels) Multi-master I2C-bus (1 channel) Clock generator XIN-XOUT XCIN-XCOUT 40 MHz on-chip oscillator 125 kHz on-chip oscillator PLL frequency synthesizer CAN module (32-slot message buffer, 2 or 1 channel) (M16C/5M Group only) (1) Watchdog timer (15 bits, the dedicated 125 kHz on-chip oscillator for the watchdog timer) CRC calculator (CCITT, CRC-16) DMAC(4 channels) M16C/60 Series CPU core R3 FB SB INTB USP ISP PC FLG R0H R0L R1H R1L R2 R3 A0 A1 FB Memory ROM (1) RAM (1) Multiplier I/O ports Task monitoring timer (1 channel) Real-time clock Serial bus interface (1 channel) LIN module (1 channel) E2dataFlash (1) D/A converter (8-bit x 1 circuit) Power-on reset Voltage detector On-chip debugger Note: 1. The ROM size, RAM size, number of channels for the CAN module, and whether the E 2dataFlash is provided or not depend on the MCU type. |
