RECEIVER ELECTRICAL CHARACTERISTICS

RECEIVER SWITCHING CHARACTERISTICS

SN65LVDS1

SN65LVDS2

SN65LVDT2

over recommended operating conditions (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MAX

UNIT

Positive-going differential input voltage threshold

100

See Figure 3

mV

Negative-going differential input voltage threshold

–100

1.9

High-level output voltage

V

2.4

Low-level output voltage

0.25

0.4

V

Supply current

No load, Steady state

4

7

mA

–20

–2

LVDS2

–3

–1.2

Input current (A or B inputs)

µA

–40

-4

LVDT2

–6

–2.4

LVDS2

–2

2

µA

LVDS2

20

Power-off input current (A or B inputs)

µA

LVDT2

40

Differential input resistance

LVDT2

90

111

132

Ω

Input Capacitance

5.8

pF

Output Capacitance

3.4

pF

(1)

The algebraic convention, in which the least positive (most negative) limit is designated as a minimum, is used in this data sheet.

(2)

All typical values are at 25°C and with a 2.7-V supply.

over recommended operating conditions (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

MAX UNIT

1)

Propagation delay time, low-to-high-level

1.4

2.6

3.6

ns

output

Propagation delay time, high-to-low-level

1.4

2.5

3.6

ns

output

(2)

0.1

0.6

ns

Output signal rise time

0.8

1.4

ns

Output signal fall time

0.8

1.4

ns

2.2

3

5.5

V/ns

Output slew rate (rising)

1.5

1.9

2.9

V/ns

2.7

3.8

6

V/ns

Output slew rate (falling)

2.1

2.3

3.9

V/ns

(1)

All typical values are at 25°C and with a 2.7-V supply.

(2)

6

Submit Documentation Feedback

Copyright © 1999–2008, Texas Instruments Incorporated

Product Folder Link(s): SN65LVDS1 SN65LVDS2 SN65LVDT2