Electronic Components Datasheet Search |
|
SN74AUP1G99DCTRE4 Datasheet(PDF) 1 Page - Texas Instruments |
|
SN74AUP1G99DCTRE4 Datasheet(HTML) 1 Page - Texas Instruments |
1 / 24 page 1 FEATURES D 3 2 5 8 1 OE VCC A GND DCT PACKAGE (TOP VIEW) YZP PACKAGE (BOTTOM VIEW) DCU PACKAGE (TOP VIEW) 3 2 4 5 1 OE VCC Y A GND A GND VCC C B See mechanical drawings for dimensions. 2 5 3 4 8 B D C B Y C 4 6 7 6 7 8 6 1 7 OE D Y DESCRIPTION/ORDERING INFORMATION AUP LVC AUP AUP LVC Static-Power Consumption ( µA) Dynamic-Power Consumption (pF) † Single, dual, and triple gates 3.3-V Logic† 3.3-V Logic† 0% 20% 40% 60% 80% 100% 0% 20% 40% 60% 80% 100% −0.5 0 0.5 1 1.5 2 2.5 3 3.5 0 5 10 15 20 25 30 35 40 45 Time − ns † AUP1G08 data at C L = 15 pF Switching Characteristics at 25 MHz† Output Input SN74AUP1G99 LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS SCES594C – JULY 2004 – REVISED DECEMBER 2007 www.ti.com 2 • Available in the Texas Instruments • Wide Operating V CC Range of 0.8 V to 3.6 V NanoFree™ Package • Optimized for 3.3-V Operation • Low Static-Power Consumption • 3.6-V I/O Tolerant to Support Mixed-Mode (ICC = 0.9 µA Max) Signal Operation • Low Dynamic-Power Consumption • t pd = 7.4 ns Max at 3.3 V (Cpd = 5 pF Typ at 3.3 V) • Suitable for Point-to-Point Applications • Low Input Capacitance (C I = 1.5 pF) • Latch-Up Performance Exceeds 100 mA Per • Low Noise – Overshoot and Undershoot JESD 78, Class II <10% of VCC • ESD Performance Tested Per JESD 22 • Input-Disable Feature Allows Floating Input – 2000-V Human-Body Model Conditions (A114-B, Class II) • I off Supports Partial-Power-Down Mode – 200-V Machine Model (A115-A) Operation – 1000-V Charged-Device Model (C101) • Includes Schmitt-Trigger Inputs The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see Figures 1 and 2). xxxxxx Figure 1. AUP - The Lowest-Power Family Figure 2. Excellent Signal Integrity 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. 2 NanoFree is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Copyright © 2004–2007, Texas Instruments Incorporated Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
Similar Part No. - SN74AUP1G99DCTRE4 |
|
Similar Description - SN74AUP1G99DCTRE4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |