Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TLK6002ZEU Datasheet(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
Part # TLK6002ZEU
Description  Dual Channel 0.47Gbps to 6.25Gbps Multi-Rate Transceiver
Download  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TLK6002ZEU Datasheet(HTML) 9 Page - Texas Instruments

Back Button TLK6002ZEU Datasheet HTML 5Page - Texas Instruments TLK6002ZEU Datasheet HTML 6Page - Texas Instruments TLK6002ZEU Datasheet HTML 7Page - Texas Instruments TLK6002ZEU Datasheet HTML 8Page - Texas Instruments TLK6002ZEU Datasheet HTML 9Page - Texas Instruments TLK6002ZEU Datasheet HTML 10Page - Texas Instruments TLK6002ZEU Datasheet HTML 11Page - Texas Instruments TLK6002ZEU Datasheet HTML 12Page - Texas Instruments TLK6002ZEU Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 96 page
background image
TLK6002
www.ti.com
SLLSE34 – MAY 2010
Table 2-1. Pin Description – Signal Pins (continued)
Terminal
Direction
Type
Description
Signal
BGA
Supply
Input
Transceiver Power down. When this pin is held low (asserted), Channel A is placed in power down mode. When
LVCMOS
deasserted , Channel A operates normally. After deassertion, a software datapath reset should be issued through
PD_TRXA_N
T6
1.5V/1.8V
the MDIO interface.
VDDO3
Channel B:
Serial Transmit Channel B Output. TXBP and TXBN comprise the transmit direction Channel B differential high
speed serial output signal. During device reset (RESET_N asserted low) these pins are driven differential zero.
Output
TXBP
U12
CML
These CML outputs must be AC coupled.
TXBN
U13
AVDD
During pin based power down (PD_TRXB_N asserted low), these pins are floating. During register based power
down (1.15 asserted high), these pins are floating.
Input
Serial Receive Channel B Input. RXBP and RXBN comprise the receive direction Channel B differential high
RXBP
V10
CML
speed serial input signal. These signals must be AC coupled.
RXBN
V11
AVDD
Channel B Rate select pins. These pins put channel B into one of the four supported (full/half/quarter/eighth)
channel operation rates, enable software control, or enable Auto Rate Sense (ARS):
000 – Full Rate mode
001 – Half Rate mode
010 – Quarter rate mode
011 – Eighth rate mode
100 – Software Selectable Rate (Recommended if ARS not used)
101 – Channel B Auto Rate Sense (ARS) Function Enabled
Channel B SERDES settings are determined by Channel B ARS machine.
CLK_OUT_P/N selected by CLK_OUT_SEL
See Table 2-9 for additional details on CLK_OUT_P/N.
110 – Channel B Auto Rate Sense (ARS) Function Enabled
Channel B SERDES settings are determined by Channel B ARS machine.
CLK_OUT_P/N is not selected by CLK_OUT_SEL
Input
Channel A may not be simultaneously configured with RATE_A=110
U16
LVCMOS
With respect to CLK_OUT_P/N, this setting has the highest priority.
RATE_B[2:0]
U17
1.5V/1.8V
See Table 2-9 for additional details on CLK_OUT_P/N.
U18
VDDO2
111 – Channel B Auto Rate Sense (ARS) Function Enabled – Slave Mode
If Channel A ARS is enabled (RATE_A=101 or 110 only):
Channel B SERDES settings are determined by Channel A ARS machine.
CLK_OUT_P/N is not selected by CLK_OUT_SEL
See Table 2-9 for additional details on CLK_OUT_P/N.
If Channel A ARS is not enabled (RATE_A=000/001/010/011/111):
Channel B SERDES settings are determined by Channel B MDIO registers.
CLK_OUT_P/N selected by CLK_OUT_SEL
See Table 2-9 for additional details on CLK_OUT_P/N.
Channel A and B should not be in slave mode simultaneously.
Both directions of Channel B are controlled by these input signals.
The RATE_B[2] pin should be routed to an uninstalled header so that it could be driven externally in the event that
device debug is required. In application mode, it should be biased with a pull up or pull down resistor, and not
connected directly to a power or ground plane.
Transmit Input Channel B Clock. TXCLK_B is used to sample Channel B input parallel data
(TDB_[19:0]).
Input HSTL
This input must be synchronous (0 ppm) to the SERDES reference clock.
TXCLK_B
T18
1.5V/1.8V
In SDR mode, this signal is equal in frequency to serial bit rate / 20.
VDDQB
In DDR mode, this signal is equal in frequency to serial bit rate / 40.
If unused in the application, this input must be grounded.
Copyright © 2010, Texas Instruments Incorporated
Description
9
Submit Documentation Feedback
Product Folder Link(s): TLK6002


Similar Part No. - TLK6002ZEU

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLK6201EA TI-TLK6201EA Datasheet
905Kb / 19P
[Old version datasheet]   6.25-Gbps Cable and PC Board Equalizer
TLK6201EA TI-TLK6201EA Datasheet
867Kb / 19P
[Old version datasheet]   6.25-Gbps Cable and PC Board Equalizer
TLK6201EARGTR TI-TLK6201EARGTR Datasheet
905Kb / 19P
[Old version datasheet]   6.25-Gbps Cable and PC Board Equalizer
TLK6201EARGTR TI-TLK6201EARGTR Datasheet
867Kb / 19P
[Old version datasheet]   6.25-Gbps Cable and PC Board Equalizer
TLK6201EARGTRG4 TI-TLK6201EARGTRG4 Datasheet
905Kb / 19P
[Old version datasheet]   6.25-Gbps Cable and PC Board Equalizer
More results

Similar Description - TLK6002ZEU

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLK10002 TI1-TLK10002 Datasheet
620Kb / 73P
[Old version datasheet]   10Gbps Dual-Channel Multi-Rate Transceiver
MAY2011
TLK3131 TI1-TLK3131_15 Datasheet
1Mb / 102P
[Old version datasheet]   Single Channel Multi-Rate Transceiver
TLK3134 TI-TLK3134 Datasheet
1Mb / 149P
[Old version datasheet]   4-Channel Multi-Rate Transceiver
TLK3134 TI-TLK3134_1 Datasheet
2Mb / 150P
[Old version datasheet]   4-Channel Multi-Rate Transceiver
TLK3131 TI-TLK3131 Datasheet
1Mb / 101P
[Old version datasheet]   Single Channel Multi-Rate Transceiver
TLK3132 TI-TLK3132 Datasheet
1Mb / 103P
[Old version datasheet]   2-Channel Multi-Rate Transceiver
TLK3132 TI1-TLK3132_15 Datasheet
1Mb / 104P
[Old version datasheet]   2-Channel Multi-Rate Transceiver
logo
Broadcom Corporation.
BCM8228 BOARDCOM-BCM8228 Datasheet
133Kb / 1P
   VERIRATETM MULTI-RATE TRANSCEIVER
logo
Source Photonics, Inc.
SP-MR-IR1-CDA SOURCE-SP-MR-IR1-CDA Datasheet
520Kb / 6P
   Multi-Rate SFP Transceiver(IR1)
SP-MR-SR1-CDA SOURCE-SP-MR-SR1-CDA Datasheet
478Kb / 7P
   Multi-Rate SFP Transceiver(SR1)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com