Electronic Components Datasheet Search |
|
CAT28LV64P-25T Datasheet(PDF) 6 Page - ON Semiconductor |
|
CAT28LV64P-25T Datasheet(HTML) 6 Page - ON Semiconductor |
6 / 15 page CAT28LV64 http://onsemi.com 6 DEVICE OPERATION Read Data stored in the CAT28LV64 is transferred to the data bus when WE is held high, and both OE and CE are held low. The data bus is set to a high impedance state when either CE or OE goes high. This 2−line control architecture can be used to eliminate bus contention in a system environment. Byte Write A write cycle is executed when both CE and WE are low, and OE is high. Write cycles can be initiated using either WE or CE, with the address input being latched on the falling edge of WE or CE, whichever occurs last. Data, conversely, is latched on the rising edge of WE or CE, whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 5 ms. Figure 4. Read Cycle ADDRESS DATA OUT DATA VALID DATA VALID HIGH−Z tOHZ tHZ tAA tOH tOE tOLZ tCE tLZ tRC VIH CE OE WE Figure 5. Byte Write Cycle [WE Controlled] CE OE WE ADDRESS DATA OUT DATA IN DATA VALID HIGH−Z tWP tOES tDS tDH tBLC tOEH tCH tCS tAS tAH tWC |
Similar Part No. - CAT28LV64P-25T |
|
Similar Description - CAT28LV64P-25T |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |