Electronic Components Datasheet Search |
|
SN74LV8153PWRE4 Datasheet(PDF) 6 Page - Texas Instruments |
|
SN74LV8153PWRE4 Datasheet(HTML) 6 Page - Texas Instruments |
6 / 16 page SN74LV8153 SERIALTOPARALLEL INTERFACE SCLS555 − JUNE 2004 www.ti.com 6 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCC1 VCC2 MIN TYP MAX UNIT VT+ Positive-going input threshold All inputs 3.3 V 3.3 V 2.31 V T+ Positive-going input threshold voltage All inputs 5 V 5 V 3.5 V VT− Negative-going input threshold All inputs 3.3 V 3.3 V 0.99 V T− Negative-going input threshold voltage All inputs 5 V 5 V 1.5 V ∆VT Hysteresis All inputs 3.3 V 3.3 V 0.33 1.32 V T Hysteresis (VT+ − VT−) All inputs 5 V 5 V 0.5 2 V IOH = −2 mA 3 V 3 V 2.38 Yn IOH = −8 mA 4.5 V 4.5 V 3.8 VOH Yn IOH = −24 mA 4.5 V 12 V 11 V VOH SOUT IOH = −4 mA 3 V 3 V 2.38 V SOUT IOH = −8 mA 4.5 V 4.5 V 3.8 IOL = 2 mA (OUTSEL = H) 3 V 3 V 0.44 Yn IOL = 8 mA (OUTSEL = H) 4.5 V 4.5 V 0.44 VOL Yn IOL = 40 mA (OUTSEL = L) 4.5 V 4.5 V 0.5 V VOL SOUT IOL = 4 mA 3 V 3 V 0.44 V SOUT IOL = 8 mA 4.5 V 4.5 V 0.44 II VI = 5.5 V or GND 0 to 5.5 V ±1 µA IOZ VO = VCC or GND (OUTSEL = H) 5.5 V 5.5 V ±5 µA IOH VO = 12 V (OUTSEL = L) 5.5 V 5.5 V 5 µA ICC VI = VCC or GND, IO = 0 OUTSEL = H 5.5 V 5.5 V 5 mA ICC VI = VCC or GND, IO = 0 OUTSEL = L 5.5 V 5.5 V 20 mA Ioff (except SOUT) VI or VO = 0 to 5.5 V, VCC = 0 0 0 ±50 µA Ci VI = VCC or GND 5 V 5 V 5 pF switching characteristics over recommended operating free-air temperature range, VCC1 = VCC2 = 3.3 V ± 0.3 V (unless otherwise noted) (see Figures 1 and 2) PARAMETER FROM TO LOAD TA = 25°C MIN MAX UNIT PARAMETER FROM (INPUT) TO (OUTPUT) LOAD CAPACITANCE MIN TYP MAX MIN MAX UNIT D7 Y Pw/2 (1) tpd D7 SOUT Pw/2 (1) ns tpd RESET Y 200 ns OE(2) Y CL = 50 pF 200 ten OE(3) Y CL = 50 pF 200 ns tdis OE(3) Y 200 ns tw SOUT Pw (4) ns Data rate 2 24 Kbps (1) The tpd is dependent on the data pulse width (Pw), and Y outputs are changed after one-half of Pw, because the internal clock is synchronized at the middle of the data pulse. Not tested, but specified by design. (2) When outputs are open collector (OUTSEL = L) (3) When outputs are push-pull (OUTSEL = H) (4) SOUT goes low when the data is received correctly and maintains a low level for one data-pulse period. Not tested, but specified by design. |
Similar Part No. - SN74LV8153PWRE4 |
|
Similar Description - SN74LV8153PWRE4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |