Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

KSZ8873MLL Datasheet(PDF) 9 Page - Micrel Semiconductor

Part # KSZ8873MLL
Description  Integrated 3-Port 10/100 Managed Switch with PHYs
Download  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICREL [Micrel Semiconductor]
Direct Link  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

KSZ8873MLL Datasheet(HTML) 9 Page - Micrel Semiconductor

Back Button KSZ8873MLL_09 Datasheet HTML 5Page - Micrel Semiconductor KSZ8873MLL_09 Datasheet HTML 6Page - Micrel Semiconductor KSZ8873MLL_09 Datasheet HTML 7Page - Micrel Semiconductor KSZ8873MLL_09 Datasheet HTML 8Page - Micrel Semiconductor KSZ8873MLL_09 Datasheet HTML 9Page - Micrel Semiconductor KSZ8873MLL_09 Datasheet HTML 10Page - Micrel Semiconductor KSZ8873MLL_09 Datasheet HTML 11Page - Micrel Semiconductor KSZ8873MLL_09 Datasheet HTML 12Page - Micrel Semiconductor KSZ8873MLL_09 Datasheet HTML 13Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 103 page
background image
Micrel, Inc.
KSZ8873MLL/FLL/RLL
September 2009
9
M9999-092309-1.2
List of Figures
Figure 1. Typical Straight Cable Connection .................................................................................................................19
Figure 2. Typical Crossover Cable Connection .............................................................................................................20
Figure 3. Auto-Negotiation and Parallel Operation ........................................................................................................21
Figure 4. Destination Address Lookup Flow Chart, Stage 1 ..........................................................................................25
Figure 5. Destination Address Resolution Flow Chart, Stage 2.....................................................................................26
Figure 6. 802.1p Priority Field Format ...........................................................................................................................33
Figure 7. Tail Tag Frame Format ...................................................................................................................................35
Figure 8. Tail Tag Rules.................................................................................................................................................36
Figure 9. EEPROM Configuration Timing Diagram .......................................................................................................38
Figure 10. SPI Write Data Cycle ....................................................................................................................................40
Figure 11. SPI Read Data Cycle ....................................................................................................................................40
Figure 12. SPI Multiple Write .........................................................................................................................................40
Figure 13. SPI Multiple Read .........................................................................................................................................41
Figure 14. Far-End Loopback Path ................................................................................................................................42
Figure 15. Near-end (Remote) Loopback Path..............................................................................................................43
Figure 16. EEPROM Interface Input Timing Diagram....................................................................................................90
Figure 17. EEPROM Interface Output Timing Diagram .................................................................................................90
Figure 18. MAC Mode MII Timing – Data Received from MII ........................................................................................91
Figure 19. MAC Mode MII Timing – Data Transmitted to MII .......................................................................................91
Figure 20. PHY Mode MII Timing – Data Received from MII.........................................................................................92
Figure 21. PHY Mode MII Timing – Data Transmitted to MII .........................................................................................92
Figure 22. RMII Timing – Data Received from RMII ......................................................................................................93
Figure 23. RMII Timing – Data Transmitted to RMII ......................................................................................................93
Figure 24. I2C Input Timing............................................................................................................................................94
Figure 25. I2C Start Bit Timing.......................................................................................................................................94
Figure 26. I2C Stop Bit Timing .......................................................................................................................................94
Figure 27. I2C Output Timing.........................................................................................................................................94
Figure 28. SPI Input Timing ...........................................................................................................................................96
Figure 29. SPI Output Timing.........................................................................................................................................97
Figure 30. Auto-Negotiation Timing ...............................................................................................................................98
Figure 31. Reset Timing.................................................................................................................................................99
Figure 32. Recommended Reset Circuit ......................................................................................................................100
Figure 33. Recommended Reset Circuit for interfacing with CPU/FPGA Reset Output..............................................100
Figure 34. 64-Pin LQFP Package ................................................................................................................................103


Similar Part No. - KSZ8873MLL_09

ManufacturerPart #DatasheetDescription
logo
Micrel Semiconductor
KSZ8873MLLAM MICREL-KSZ8873MLLAM Datasheet
842Kb / 108P
   Integrated 3-Port 10/100 Managed Switch with PHYs
KSZ8873MLLAM MICREL-KSZ8873MLLAM Datasheet
1Mb / 115P
   Integrated 3-Port 10/100 Managed Switch with PHYs
KSZ8873MLLI MICREL-KSZ8873MLLI Datasheet
842Kb / 108P
   Integrated 3-Port 10/100 Managed Switch with PHYs
KSZ8873MLLI MICREL-KSZ8873MLLI Datasheet
1Mb / 115P
   Integrated 3-Port 10/100 Managed Switch with PHYs
KSZ8873MLLJ MICREL-KSZ8873MLLJ Datasheet
1Mb / 108P
   Integrated 3-Port 10/100 Managed Switch with PHYs
More results

Similar Description - KSZ8873MLL_09

ManufacturerPart #DatasheetDescription
logo
Micrel Semiconductor
KSZ8863RLLI MICREL-KSZ8863RLLI Datasheet
1Mb / 107P
   Integrated 3-Port 10/100 Managed Switch with PHYs
logo
Microchip Technology
KSZ8893MQL MICROCHIP-KSZ8893MQL Datasheet
2Mb / 108P
   Integrated 3-Port 10/100 Managed Switch with PHYs
DS00002897A 1-3-19
logo
Micrel Semiconductor
KSZ8893MQL MICREL-KSZ8893MQL Datasheet
703Kb / 116P
   Integrated 3-Port 10/100 Managed Switch with PHYs
KSZ8893M MICREL-KSZ8893M Datasheet
703Kb / 116P
   Integrated 3-Port 10/100 Managed Switch with PHYs
KSZ8873MLL MICREL-KSZ8873MLL_13 Datasheet
1Mb / 115P
   Integrated 3-Port 10/100 Managed Switch with PHYs
KSZ8893MQLI MICREL-KSZ8893MQLI Datasheet
703Kb / 116P
   Integrated 3-Port 10/100 Managed Switch with PHYs
KS8993M MICREL-KS8993M_11 Datasheet
1Mb / 86P
   Integrated 3-Port 10/100 Managed Switch with PHYs
KSZ8873MLLJ MICREL-KSZ8873MLLJ Datasheet
1Mb / 108P
   Integrated 3-Port 10/100 Managed Switch with PHYs
KSZ8893MBL MICREL-KSZ8893MBL Datasheet
703Kb / 116P
   Integrated 3-Port 10/100 Managed Switch with PHYs
KSZ8873MLL MICREL-KSZ8873MLL_11 Datasheet
842Kb / 108P
   Integrated 3-Port 10/100 Managed Switch with PHYs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com