LPC1751FBD80 datasheet(7/64 Pages) NXP

Part #	LPC1751FBD80

Description	32-bit ARM Cortex-M3 MCU; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN

Download	64 Pages

Scroll/Zoom	100%

Manufacturer	NXP [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

7 / 64 page

LPC1759_58_56_54_52_51_4

Product data sheet

Rev. 04 — 26 January 2010

7 of 64

NXP Semiconductors

LPC1759/58/56/54/52/51

32-bit ARM Cortex-M3 microcontroller

P0[7]/I2STX_CLK/

SCK1/MAT2[1]

63[1]

I/O

P0[7] — General purpose digital input/output pin.

I/O

I2STX_CLK — Transmit Clock. It is driven by the master and received by the

slave. Corresponds to the signal SCK in the I2S-bus specification.

(LPC1759/58/56 only).

I/O

SCK1 — Serial Clock for SSP1.

O

MAT2[1] — Match output for Timer 2, channel 1.

P0[8]/I2STX_WS/

MISO1/MAT2[2]

62[1]

I/O

P0[8] — General purpose digital input/output pin.

I/O

I2STX_WS — Transmit Word Select. It is driven by the master and received by the

slave. Corresponds to the signal WS in the I2S-bus specification. (LPC1759/58/56

only).

I/O

MISO1 — Master In Slave Out for SSP1.

O

MAT2[2] — Match output for Timer 2, channel 2.

P0[9]/I2STX_SDA/

MOSI1/MAT2[3]

61[1]

I/O

P0[9] — General purpose digital input/output pin.

I/O

I2STX_SDA — Transmit data. It is driven by the transmitter and read by the

receiver. Corresponds to the signal SD in the I2S-bus specification.

(LPC1759/58/56 only).

I/O

MOSI1 — Master Out Slave In for SSP1.

O

MAT2[3] — Match output for Timer 2, channel 3.

P0[10]/TXD2/

SDA2/MAT3[0]

39[1]

I/O

P0[10] — General purpose digital input/output pin.

O

TXD2 — Transmitter output for UART2.

I/O

SDA2 — I2C2 data input/output (this is not an open-drain pin).

O

MAT3[0] — Match output for Timer 3, channel 0.

P0[11]/RXD2/

SCL2/MAT3[1]

40[1]

I/O

P0[11] — General purpose digital input/output pin.

I

RXD2 — Receiver input for UART2.

I/O

SCL2 — I2C2 clock input/output (this is not an open-drain pin).

O

MAT3[1] — Match output for Timer 3, channel 1.

P0[15]/TXD1/

SCK0/SCK

47[1]

I/O

P0[15] — General purpose digital input/output pin.

O

TXD1 — Transmitter output for UART1.

I/O

SCK0 — Serial clock for SSP0.

I/O

SCK — Serial clock for SPI.

P0[16]/RXD1/

SSEL0/SSEL

48[1]

I/O

P0[16] — General purpose digital input/output pin.

I

RXD1 — Receiver input for UART1.

I/O

SSEL0 — Slave Select for SSP0.

I/O

SSEL — Slave Select for SPI.

P0[17]/CTS1/

MISO0/MISO

46[1]

I/O

P0[17] — General purpose digital input/output pin.

I

CTS1 — Clear to Send input for UART1.

I/O

MISO0 — Master In Slave Out for SSP0.

I/O

MISO — Master In Slave Out for SPI.

P0[18]/DCD1/

MOSI0/MOSI

45[1]

I/O

P0[18] — General purpose digital input/output pin.

I

DCD1 — Data Carrier Detect input for UART1.

I/O

MOSI0 — Master Out Slave In for SSP0.

I/O

MOSI — Master Out Slave In for SPI.

Table 3.

Pin description …continued

Symbol

Type

Description

Similar Part No. - LPC1751FBD80

Manufacturer	Part #	Datasheet	Description
List of Unclassifed Man...	LPC1751FBD80	1Mb / 70P	32-bit ARM Cortex-M3 microcontroller;
NXP Semiconductors	LPC1751FBD80	4Mb / 835P	LPC17xx User manual Rev. 01-4 January 2010
NXP Semiconductors	LPC1751FBD80	1Mb / 74P	32-bit ARM Cortex-M3 MCU; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 7-29 March 2011

More results

Similar Description - LPC1751FBD80

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	LPC1758	299Kb / 71P	32-bit ARM Cortex-M3 MCU up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 02-11 February 2009
	LPC1759	1Mb / 74P	32-bit ARM Cortex-M3 MCU; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 7-29 March 2011
	LPC1759	1,013Kb / 80P	32-bit ARM Cortex-M3 MCU; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 8.6-18 August 2015
	LPC1768	311Kb / 72P	32-bit ARM Cortex-M3 microcontroller up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 02-11 February 2009
	LPC1768FBD100551	828Kb / 82P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 9-10 August 2012
	LPC1768	1Mb / 65P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 03-19 November 2009
	LPC1763FBD100551	918Kb / 86P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 9.3-8 January 2014
	LPC1769	1Mb / 66P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 04-1 February 2010
	LPC1788	1Mb / 117P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 96 kB SRAM; USB Device/Host/OTG Rev. 2-27 May 2011
	LPC1769	762Kb / 79P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet Rev. 7-5 April 2011

More results

LPC1751FBD80 Datasheet(PDF) 7 Page - NXP Semiconductors

LPC1751FBD80 Datasheet(HTML) 7 Page - NXP Semiconductors

Similar Part No. - LPC1751FBD80

Similar Description - LPC1751FBD80

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL