74F269_5

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

Product data sheet

Rev. 05 — 25 March 2010

5 of 19

NXP Semiconductors

74F269

8-bit bidirectional binary counter

5.

Pinning information

5.1 Pinning

5.2 Pin description

[1]

One FAST Unit Load (UL) is defined as 20

μA in HIGH state, 0.6 μA in LOW state.

Fig 5.

Pin configuration SO24 and SSOP24 package

74F269

U/D

PE

Q0

D0

Q1

D1

Q2

D2

Q3

D3

Q4

GND

D4

Q5

D5

Q6

D6

Q7

D7

CP

TC

CEP

CET

001aai981

1

2

3

4

5

6

7

8

9

10

11

12

14

13

16

15

18

17

20

19

22

21

24

23

Table 2.

Pin description

Symbol

Pin

Description

Unit load

HIGH/LOW

Load value[1]

HIGH/LOW

U/D

1

up or down count control input

1.0/1.0

20

μA/0.6 mA

Q0 to Q7

2, 3, 4, 5, 6, 8, 9, 10

data output

50/33

1.0 mA/20 mA

GND

7

ground (0 V)

-

-

CP

11

clock input

1.0/1.0

20

μA/0.6 mA

CEP

12

count enable parallel input (active LOW)

1.0/1.0

20

μA/0.6 mA

CET

13

count enable trickle input (active LOW)

1.0/1.0

20

μA/0.6 mA

TC

14

terminal count output (active LOW)

50/33

1.0 mA/20 mA

D0 to D7

23, 22, 21, 20, 18, 17, 16, 15

data input

1.0/1.0

20

μA/0.6 mA

19

supply voltage

-

-

PE

24

parallel enable input (active LOW)

1.0/1.0

20

μA/0.6 mA