Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

74AUP1T57GM Datasheet(PDF) 1 Page - NXP Semiconductors

Part # 74AUP1T57GM
Description  Low-power configurable gate with voltage-level translator
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

74AUP1T57GM Datasheet(HTML) 1 Page - NXP Semiconductors

  74AUP1T57GM Datasheet HTML 1Page - NXP Semiconductors 74AUP1T57GM Datasheet HTML 2Page - NXP Semiconductors 74AUP1T57GM Datasheet HTML 3Page - NXP Semiconductors 74AUP1T57GM Datasheet HTML 4Page - NXP Semiconductors 74AUP1T57GM Datasheet HTML 5Page - NXP Semiconductors 74AUP1T57GM Datasheet HTML 6Page - NXP Semiconductors 74AUP1T57GM Datasheet HTML 7Page - NXP Semiconductors 74AUP1T57GM Datasheet HTML 8Page - NXP Semiconductors 74AUP1T57GM Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 17 page
background image
1.
General description
The 74AUP1T57 provides low-power, low-voltage configurable logic gate functions. The
output state is determined by eight patterns of 3-bit input. The user can choose the logic
functions AND, OR, NAND, NOR, XNOR, inverter and buffer. All inputs can be connected
to VCC or GND.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 2.3 V to 3.6 V.
The 74AUP1T57 is designed for logic-level translation applications with input switching
levels that accept 1.8 V low-voltage CMOS signals, while operating from either a single
2.5 V or 3.3 V supply voltage.
The wide supply voltage range ensures normal operation as battery voltage drops from
3.6 V to 2.3 V.
This device is fully specified for partial power-down applications using IOFF. The IOFF
circuitry disables the output, preventing the damaging backflow current through the device
when it is powered down.
Schmitt trigger inputs make the circuit tolerant to slower input rise and fall times across the
entire VCC range.
2.
Features
I Wide supply voltage range from 2.3 V to 3.6 V
I High noise immunity
I ESD protection:
N HBM JESD22-A114E Class 3A exceeds 5000 V
N MM JESD22-A115-A exceeds 200 V
N CDM JESD22-C101C exceeds 1000 V
I Low static power consumption; ICC = 1.5 µA (maximum)
I Latch-up performance exceeds 100 mA per JESD 78 Class II
I Inputs accept voltages up to 3.6 V
I Low noise overshoot and undershoot < 10 % of VCC
I IOFF circuitry provides partial Power-down mode operation
I Multiple package options
I Specified from −40 °Cto+85 °C and −40 °C to +125 °C
74AUP1T57
Low-power configurable gate with voltage-level translator
Rev. 02 — 3 August 2009
Product data sheet


Similar Part No. - 74AUP1T57GM

ManufacturerPart #DatasheetDescription
logo
Nexperia B.V. All right...
74AUP1T57GM NEXPERIA-74AUP1T57GM Datasheet
265Kb / 17P
   Low-power configurable gate with voltage-level translator
Rev. 7 - 26 January 2022
More results

Similar Description - 74AUP1T57GM

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
74AUP1T58 NXP-74AUP1T58 Datasheet
101Kb / 17P
   Low-power configurable gate with voltage-level translator
Rev. 02-29 September 2009
logo
Fairchild Semiconductor
74AUP1T97 FAIRCHILD-74AUP1T97 Datasheet
530Kb / 11P
   Low Power Configurable Gate with Voltage-Level Translator
logo
Nexperia B.V. All right...
74AUP1T97-Q100 NEXPERIA-74AUP1T97-Q100 Datasheet
235Kb / 15P
   Low-power configurable gate with voltage-level translator
Rev. 3 - 27 January 2022
74AUP1T58 NEXPERIA-74AUP1T58 Datasheet
267Kb / 18P
   Low-power configurable gate with voltage-level translator
Rev. 7 - 26 January 2022
logo
NXP Semiconductors
74AUP1T97 NXP-74AUP1T97 Datasheet
89Kb / 17P
   Low-power configurable gate with voltage-level translator
Rev. 01-25 October 2007
logo
Nexperia B.V. All right...
74AUP1T98-Q100 NEXPERIA-74AUP1T98-Q100 Datasheet
225Kb / 14P
   Low-power configurable gate with voltage-level translator
74AUP1T57 NEXPERIA-74AUP1T57 Datasheet
265Kb / 17P
   Low-power configurable gate with voltage-level translator
Rev. 7 - 26 January 2022
74AUP1T97 NEXPERIA-74AUP1T97 Datasheet
280Kb / 19P
   Low-power configurable gate with voltage-level translator
Rev. 8 - 27 January 2022
logo
NXP Semiconductors
74AUP1T98 NXP-74AUP1T98 Datasheet
99Kb / 17P
   Low-power configurable gate with voltage-level translator
Rev. 01-6 March 2008
logo
Nexperia B.V. All right...
74AUP1T98 NEXPERIA-74AUP1T98 Datasheet
263Kb / 17P
   Low-power configurable gate with voltage-level translator
Rev. 7 - 27 January 2022
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com