Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

X25645S14-1.8 Datasheet(PDF) 3 Page - Xicor Inc.

Part # X25645S14-1.8
Description  Programmable Watchdog Timer & V CC Supervisory Circuit w/Serial E 2 PROM
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XICOR [Xicor Inc.]
Direct Link  http://www.xicor.com
Logo XICOR - Xicor Inc.

X25645S14-1.8 Datasheet(HTML) 3 Page - Xicor Inc.

  X25645S14-1.8 Datasheet HTML 1Page - Xicor Inc. X25645S14-1.8 Datasheet HTML 2Page - Xicor Inc. X25645S14-1.8 Datasheet HTML 3Page - Xicor Inc. X25645S14-1.8 Datasheet HTML 4Page - Xicor Inc. X25645S14-1.8 Datasheet HTML 5Page - Xicor Inc. X25645S14-1.8 Datasheet HTML 6Page - Xicor Inc. X25645S14-1.8 Datasheet HTML 7Page - Xicor Inc. X25645S14-1.8 Datasheet HTML 8Page - Xicor Inc. X25645S14-1.8 Datasheet HTML 9Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
X25643/45
X25323/25
X25163/65
3
PRINCIPLES OF OPERATION
The device is designed to interface directly with the syn-
chronous Serial Peripheral Interface (SPI) of many popu-
lar microcontroller families.
The device monitors the bus and asserts RESET/RESET
output if there is no bus activity within user programmable
time-out period or the supply voltage falls below a preset
minimum Vtrip. The device contains an 8-bit instruction
register. It is accessed via the SI input, with data being
clocked in on the rising edge of SCK. CS must be LOW
during the entire operation.
All instructions (Table 1), addresses and data are trans-
ferred MSB first. Data input on the SI line is latched on the
first rising edge of SCK after CS goes LOW. Data is out-
put on the SO line by the falling edge of SCK. SCK is
static, allowing the user to stop the clock and then start it
again to resume operations where left off.
Write Enable Latch
The device contains a Write Enable Latch. This latch must
be SET before a Write Operation is initiated. The WREN
instruction will set the latch and the WRDI instruction will
reset the latch (Figure 3). This latch is automatically reset
upon a power-up condition and after the completion of a
valid Write Cycle.
Status Register
The RDSR instruction provides access to the Status Reg-
ister. The Status Register may be read at any time, even
during a Write Cycle. The Status Register is formatted as
follows:
The Write-In-Progress (WIP) bit is a volatile, read only bit
and indicates whether the device is busy with an internal
nonvolatile write operation. The WIP bit is read using the
RDSR instruction. When set to a “1”, a nonvolatile write
operation is in progress. When set to a “0”, no write is in
progress.
The Write Enable Latch (WEL) bit indicates the Status of
the Write Enable Latch. When WEL=1, the latch is set
HIGH and when WEL=0 the latch is reset LOW. The WEL
bit is a volatile, read only bit. It can be set by the WREN
instruction and can be reset by the WRDS instruction.
The Block Lock bits, BL0 and BL1, set the level of Block
LockTM Protection. These nonvolatile bits are pro-
grammed using the WRSR instruction and allow the user
to protect one quarter, one half, all or none of the
E2PROM array. Any portion of the array that is Block Lock
Protected can be read but not written. It will remain pro-
tected until the BL bits are altered to disable Block Lock
Protection of that portion of memory..
7036 FRM T03
7
6
5
4
3
2
1
0
WPEN
FLB
WD1 WD0
BL1
BL0
WEL
WIP
7036 FRM T02
Status
Register
Bits
Array Addresses Protected
BL1 BL0
X2564x
X2532x
X2516x
0
0
None
None
None
0
1
$1800–$1FFF $0C00–$0FFF $0600–$07FF
1
0
$1000–$1FFF $0800–$0FFF $0400–$07FF
1
1
$0000–$1FFF $0000–$0FFF $0000–$07FF
Table 1. Instruction Set
*Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.
7036 FRM T04
Instruction Name
Instruction Format*
Operation
WREN
0000 0110
Set the Write Enable Latch (Enable Write Operations)
SFLB
0000 0000
Set Flag Bit
WRDI/RFLB
0000 0100
Reset the Write Enable Latch/Reset Flag Bit
RSDR
0000 0101
Read Status Register
WRSR
0000 0001
Write Status Register(Watchdog,BlockLock,WPEN & Flag Bits)
READ
0000 0011
Read Data from Memory Array Beginning at Selected Address
WRITE
0000 0010
Write Data to Memory Array Beginning at Selected Address


Similar Part No. - X25645S14-1.8

ManufacturerPart #DatasheetDescription
logo
Amphenol Corporation
X2564 AMPHENOL-X2564 Datasheet
444Kb / 8P
   RF Mesh Networking technology provides reliable real time process data. Uses global 2.4 GHz RF frequencies
logo
Xicor Inc.
X25640 XICOR-X25640 Datasheet
64Kb / 14P
   Advanced SPI Serial E2PROM With Block LockTM Protection
X25642 XICOR-X25642 Datasheet
76Kb / 16P
   Advanced SPI Serial E 2 PROM with Block Lock TM Protection
logo
IC MICROSYSTEMS
X25642 ICMIC-X25642 Datasheet
135Kb / 16P
   Advanced SPI Serial E2PROM with Block Lock Protection
X25642F ICMIC-X25642F Datasheet
135Kb / 16P
   Advanced SPI Serial E2PROM with Block Lock Protection
More results

Similar Description - X25645S14-1.8

ManufacturerPart #DatasheetDescription
logo
Xicor Inc.
X25648 XICOR-X25648 Datasheet
73Kb / 16P
   V CC Supervisory Circuit w/Serial E 2 PROM
X25644 XICOR-X25644 Datasheet
76Kb / 15P
   Programmable Watchdog Timer w/Serial E 2 PROM
logo
Summit Microelectronics...
SMS2902 SUMMIT-SMS2902 Datasheet
157Kb / 14P
   Voltage Supervisory Circuit With Watchdog Timer
S4242 SUMMIT-S4242 Datasheet
102Kb / 16P
   Dual Voltage Supervisory Circuit With Watchdog Timer
logo
STMicroelectronics
SPC560P34L1 STMICROELECTRONICS-SPC560P34L1 Datasheet
830Kb / 103P
   Programmable watchdog timer
September 2013 Rev 7
logo
Taiwan Semiconductor Co...
TS823 TSC-TS823_09 Datasheet
182Kb / 8P
   Microprocessor Supervisory Circuit with Watchdog Timer & Manual Reset
TS823 TSC-TS823 Datasheet
115Kb / 6P
   Microprocessor Supervisory Circuit with Watchdog Timer & Manual Reset
TS823 TSC-TS823_07 Datasheet
316Kb / 8P
   Microprocessor Supervisory Circuit with Watchdog Timer & Manual Reset
logo
Xicor Inc.
X25043 XICOR-X25043 Datasheet
93Kb / 15P
   Programmable Watchdog Supervisory E2PROM
logo
Catalyst Semiconductor
CAT1163 CATALYST-CAT1163 Datasheet
69Kb / 12P
   Supervisory Circuit with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com