 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
X24C08P-3 Datasheet(PDF) 5 Page - Xicor Inc. |
|
||||||||||||||||||||||||||||||
X24C08P-3 Datasheet(HTML) 5 Page - Xicor Inc. |
|
|
5 / 16 page  X24C08 5 The next bit addresses a particular device. A system could have up to two X24C08 devices on the bus (see Figure 10). The two addresses are defined by the state of the A2 input. The next two bits of the slave address field are an extension of the array’s address and are concatenated with the eight bits of address in the word address field, providing direct access to the whole 1024 x 8 array. DEVICE ADDRESSING Following a start condition the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (see Figure 4). For the X24C08 this is fixed as 1010[B]. Figure 4. Slave Address The last bit of the slave address defines the operation to be performed. When set to one a read operation is selected, when set to zero a write operation is selected. Following the start condition, the X24C08 monitors the SDA bus comparing the slave address being transmit- ted with its slave address (device type and state of A2 input.) Upon a correct compare the X24C08 outputs an acknowledge on the SDA line. Depending on the state of the R/W bit, the X24C08 will execute a read or write operation. WRITE OPERATIONS Byte Write For a write operation, the X24C08 requires a second address field. This address field is the word address, comprised of eight bits, providing access to any one of 1024 words in the array. Upon receipt of the word address the X24C08 responds with an acknowledge, and awaits the next eight bits of data, again responding with an acknowledge. The master then terminates the transfer by generating a stop condition, at which time the X24C08 begins the internal write cycle to the nonvolatile memory. While the internal write cycle is in progress the X24C08 inputs are disabled, and the device will not respond to any requests from the master. Refer to Figure 5 for the address, acknowledge and data transfer sequence. 3842 FHD F09 Figure 5. Byte Write BUS ACTIVITY: MASTER SDA LINE BUS ACTIVITY: X24C08 S T A R T SLAVE ADDRESS S S T O P P A C K A C K A C K WORD ADDRESS DATA 3842 FHD F10 1 0 A2 A1 A0 R/W DEVICE TYPE IDENTIFIER DEVICE ADDRESS 10 HIGH ORDER WORD ADDRESS |
Similar Part No. - X24C08P-3 |
|
Similar Description - X24C08P-3 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
