Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HY5PS1G431AFP Datasheet(PDF) 8 Page - Hynix Semiconductor

Part # HY5PS1G431AFP
Description  1Gb DDR2 SDRAM
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HY5PS1G431AFP Datasheet(HTML) 8 Page - Hynix Semiconductor

Back Button HY5PS1G431AFP Datasheet HTML 4Page - Hynix Semiconductor HY5PS1G431AFP Datasheet HTML 5Page - Hynix Semiconductor HY5PS1G431AFP Datasheet HTML 6Page - Hynix Semiconductor HY5PS1G431AFP Datasheet HTML 7Page - Hynix Semiconductor HY5PS1G431AFP Datasheet HTML 8Page - Hynix Semiconductor HY5PS1G431AFP Datasheet HTML 9Page - Hynix Semiconductor HY5PS1G431AFP Datasheet HTML 10Page - Hynix Semiconductor HY5PS1G431AFP Datasheet HTML 11Page - Hynix Semiconductor HY5PS1G431AFP Datasheet HTML 12Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 36 page
background image
Rev. 0.7 / Oct. 2007
8
HY5PS1G431A(L)FP
HY5PS1G831A(L)FP
HY5PS1G1631A(L)FP
1.3 PIN DESCRIPTION
PIN
TYPE
DESCRIPTION
CK, CK
Input
Clock: CK and CK are differential clock inputs. All address and control input signals are sampled
on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is refer-
enced to the crossings of CK and CK (both directions of crossing).
CKE
Input
Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device
input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER DOWN and SELF
REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank). CKE is
synchronous for POWER DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchro-
nous for SELF REFRESH exit. After VREF has become stable during the power on and initialization
sequence, it must be maintained for proper operation of the CKE receiver. For proper self-refresh
entry and exit, VREF must be maintained to this input. CKE must be maintained high throughout
READ and WRITE accesses. Input buffers, excluding CK, CK and CKE are disabled during POWER
DOWN. Input buffers, excluding CKE are disabled during SELF REFRESH.
CS
Input
Chip Select : All commands are masked when CS is registered HIGH. CS provides for external
bank selection on systems with multiple banks. CS is considered part of the command code.
ODT
Input
On Die Termination Control : ODT(registered HIGH) enables on die termination resistance inter-
nal to the DDR2 SDRAM. When enabled, ODT is only applied to DQ, DQS, DQS, RDQS, RDQS,
and DM signal for x4,x8 configurations. For x16 configuration ODT is applied to each DQ,
UDQS/UDQS.LDQS/LDQS, UDM and LDM signal. The ODT pin will be ignored if the Extended
Mode Register(EMRS(1)) is programmed to disable ODT.
RAS, CAS, WE
Input
Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DM
(LDM, UDM)
Input
Input Data Mask : DM is an input mask signal for write data. Input Data is masked when DM is
sampled High coincident with that input data during a WRITE access. DM is sampled on both
edges of DQS, Although DM pins are input only, the DM loading matches the DQ and DQS load-
ing. For x8 device, the function of DM or RDQS/ RDQS is enabled by EMRS command.
BA0 - BA2
Input
Bank Address Inputs: BA0 - BA2 define to which bank an ACTIVE, Read, Write or PRECHARGE
command is being applied(For 256Mb and 512Mb, BA2 is not applied). Bank address also deter-
mines if the mode register or extended mode register is to be accessed during a MRS or EMRS
cycle.
A0 -A15
Input
Address Inputs: Provide the row address for ACTIVE commands, and the column address and
AUTO PRECHARGE bit for READ/WRITE commands to select one location out of the memory
array in the respective bank. A10 is sampled during a precharge command to determine whether
the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to
be precharged, the bank is selected by BA0-BA2. The address inputs also provide the op code
during MODE REGISTER SET commands.
DQ
Input/Output Data input / output : Bi-directional data bus
DQS, (DQS)
(UDQS),(UDQS)
(LDQS),(LDQS)
(RDQS),(RDQS)
Input/Output
Data Strobe : Output with read data, input with write data. Edge aligned with read data, centered
in write data. For the x16, LDQS correspond to the data on DQ0~DQ7; UDQS corresponds to the
data on DQ8~DQ15. For the x8, an RDQS option using DM pin can be enabled via the EMRS(1) to
simplify read timing. The data strobes DQS, LDQS, UDQS, and RDQS may be used in single
ended mode or paired with optional complementary signals DQS, LDQS,UDQS and RDQS to pro-
vide differential pair signaling to the system during both reads and wirtes. An EMRS(1) control bit
enables or disables all complementary data strobe signals.
In this data sheet, "differential DQS signals" refers to any of the following with A10 = 0 of
EMRS(1)
x4 DQS/DQS
x8 DQS/DQS
if EMRS(1)[A11] = 0
x8 DQS/DQS, RDQS/RDQS,
if EMRS(1)[A11] = 1
x16 LDQS/LDQS and UDQS/UDQS
"single-ended DQS signals" refers to any of the following with A10 = 1 of
EMRS(1)
x4 DQS
x8 DQS
if EMRS(1)[A11] = 0
x8 DQS, RDQS,
if EMRS(1)[A11] = 1
x16 LDQS and UDQS


Similar Part No. - HY5PS1G431AFP

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY5PS1G431CFP HYNIX-HY5PS1G431CFP Datasheet
528Kb / 37P
   1Gb DDR2 SDRAM
HY5PS1G431CFP-C4 HYNIX-HY5PS1G431CFP-C4 Datasheet
528Kb / 37P
   1Gb DDR2 SDRAM
HY5PS1G431CFP-E3 HYNIX-HY5PS1G431CFP-E3 Datasheet
528Kb / 37P
   1Gb DDR2 SDRAM
HY5PS1G431CFP-S5 HYNIX-HY5PS1G431CFP-S5 Datasheet
528Kb / 37P
   1Gb DDR2 SDRAM
HY5PS1G431CFP-Y5 HYNIX-HY5PS1G431CFP-Y5 Datasheet
528Kb / 37P
   1Gb DDR2 SDRAM
More results

Similar Description - HY5PS1G431AFP

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H5PS1G83JFR HYNIX-H5PS1G83JFR Datasheet
1Mb / 62P
   1Gb DDR2 SDRAM
H5PS1G83NFR HYNIX-H5PS1G83NFR Datasheet
542Kb / 38P
   1Gb DDR2 SDRAM
H5PS1G83EFR-E3C HYNIX-H5PS1G83EFR-E3C Datasheet
842Kb / 63P
   1Gb DDR2 SDRAM
logo
Nanya Technology Corpor...
NT5TU128M8GE NANYA-NT5TU128M8GE Datasheet
2Mb / 92P
   1Gb DDR2 SDRAM
REV 2.0 02/2013
logo
Hynix Semiconductor
H5PS1G63JFR HYNIX-H5PS1G63JFR Datasheet
1Mb / 62P
   1Gb DDR2 SDRAM
H5PS1G43EFR HYNIX-H5PS1G43EFR Datasheet
570Kb / 44P
   1Gb DDR2 SDRAM
HY5PS1G431CFP HYNIX-HY5PS1G431CFP_08 Datasheet
570Kb / 45P
   1Gb DDR2 SDRAM
HY5PS1G431CFP HYNIX-HY5PS1G431CFP Datasheet
528Kb / 37P
   1Gb DDR2 SDRAM
HY5PS1G831F HYNIX-HY5PS1G831F Datasheet
524Kb / 33P
   1Gb DDR2 SDRAM
H5PS1G63EFR-E3C HYNIX-H5PS1G63EFR-E3C Datasheet
849Kb / 63P
   1Gb DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com