 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HY5DU283222AQP-5 Datasheet(PDF) 4 Page - Hynix Semiconductor |
|
||||||||||||||||||||||||||||||
HY5DU283222AQP-5 Datasheet(HTML) 4 Page - Hynix Semiconductor |
|
|
4 / 51 page  DESCRIPTION The Hynix HY5DU283222 is a 134,217,728-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the point-to-point applications which requires high bandwidth. The Hynix 4Mx32 DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are inter- nally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2. FEATURES •VDD, VDDQ = 2.5V ± 5% • All inputs and outputs are compatible with SSTL_2 interface • JEDEC standard 20mm x 14mm 100pin LQFP with 0.65mm pin pitch • Fully differential clock inputs (CK, /CK) operation • Double data rate interface • Source synchronous - data transaction aligned to bidirectional data strobe (DQS) • Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ) • Data(DQ) and Write masks(DM) latched on the both rising and falling edges of the data strobe • All addresses and control inputs except Data, Data strobes and Data masks latched on the rising edges of the clock • Write mask byte controls by DM (DM0 ~ DM3) • Programmable CAS Latency 3 and 4 supported • Programmable Burst Length 2 / 4 / 8 with both sequential and interleave mode • Internal 4 bank operations with single pulsed RAS • tRAS Lock-Out function supported • Auto refresh and self refresh supported • 4096 refresh cycles / 32ms • Half strength and Matched Impedance driver option controlled by EMRS ORDERING INFORMATION Part No. Power Supply Clock Frequency Max Data Rate interface Package HY5DU283222AQP-33 VDD/VDDQ = 2.5V 300MHz 600Mbps/pin SSTL_2 20mm x 14mm 100pin LQFP HY5DU283222AQP-36 275MHz 550Mbps/pin HY5DU283222AQP-4 250MHz 500Mbps/pin HY5DU283222AQP-5 200MHz 400Mbps/pin HY5DU283222AQP 128Mb (4Mx32) Double Data Rate SDRAM Rev. 0.1 / Jan. 2005 4 Note) Hynix supports Lead free parts for each speed grade with same specification, except Lead free material. We’ll add “P” character after “Q” for Lead Free product. For example, the part number of 300MHz Lead Free product is HY5DU283222AQP-33. |
Similar Part No. - HY5DU283222AQP-5 |
|
Similar Description - HY5DU283222AQP-5 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
