Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

H5TC2G43BFR Datasheet(PDF) 7 Page - Hynix Semiconductor

Part # H5TC2G43BFR
Description  2Gb DDR3L SDRAM
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H5TC2G43BFR Datasheet(HTML) 7 Page - Hynix Semiconductor

Back Button H5TC2G43BFR Datasheet HTML 3Page - Hynix Semiconductor H5TC2G43BFR Datasheet HTML 4Page - Hynix Semiconductor H5TC2G43BFR Datasheet HTML 5Page - Hynix Semiconductor H5TC2G43BFR Datasheet HTML 6Page - Hynix Semiconductor H5TC2G43BFR Datasheet HTML 7Page - Hynix Semiconductor H5TC2G43BFR Datasheet HTML 8Page - Hynix Semiconductor H5TC2G43BFR Datasheet HTML 9Page - Hynix Semiconductor H5TC2G43BFR Datasheet HTML 10Page - Hynix Semiconductor H5TC2G43BFR Datasheet HTML 11Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
Rev. 0.2 / Feb. 2010
7
Pin Functional Description
Symbol
Type
Function
CK, CK
Input
Clock: CK and CK are differential clock inputs. All address and control input signals are
sampled on the crossing of the positive edge of CK and negative edge of CK.
CKE, (CKE0),
(CKE1)
Input
Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and
device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down
and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any
bank).
CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable
during the power on and initialization sequence, they must be maintained during all
operations (including Self-Refresh). CKE must be maintained high throughout read and
write accesses. Input buffers, excluding CK, CK, ODT and CKE, are disabled during power-
down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS, (CS0),
(CS1), (CS2),
(CS3)
Input
Chip Select: All commands are masked when CS is registered HIGH.
CS provides for external Rank selection on systems with multiple Ranks.
CS is considered part of the command code.
ODT, (ODT0),
(ODT1)
Input
On Die Termination: ODT (registered HIGH) enables termination resistance internal to the
DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS and DM/TDQS,
NU/TDQS (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x4/x8
configurations. For x16 configuration, ODT is applied to each DQ, DQSU, DQSU, DQSL,
DQSL, DMU, and DML signal. The ODT pin will be ignored if MR1 is programmed to disable
ODT.
RAS.
CAS. WE
Input
Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DM, (DMU),
(DML)
Input
Input Data Mask: DM is an input mask signal for write data. Input data is masked when
DM is sampled HIGH coincident with that input data during a Write access. DM is sampled
on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS is enabled by
Mode Register A11 setting in MR1.
BA0 - BA2
Input
Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge
command is being applied. Bank address also determines if the mode register or extended
mode register is to be accessed during a MRS cycle.
A0 - A15
Input
Address Inputs: Provide the row address for Active commands and the column address for
Read/Write commands to select one location out of the memory array in the respective
bank. (A10/AP and A12/BC have additional functions, see below).
The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP
Input
Auto-precharge: A10 is sampled during Read/Write commands to determine whether
Autoprecharge should be performed to the accessed bank after the Read/Write operation.
(HIGH: Autoprecharge; LOW: no Autoprecharge).A10 is sampled during a Precharge
command to determine whether the Precharge applies to one bank (A10 LOW) or all
banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank
addresses.
A12 / BC
Input
Burst Chop: A12 / BC is sampled during Read and Write commands to determine if burst
chop (on-the-fly) will be performed.
(HIGH, no burst chop; LOW: burst chopped). See command truth table for details.


Similar Part No. - H5TC2G43BFR

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H5TC2G43AFR HYNIX-H5TC2G43AFR Datasheet
511Kb / 31P
   2Gb DDR3L SDRAM
H5TC2G43CFR HYNIX-H5TC2G43CFR Datasheet
428Kb / 32P
   2Gb DDR3L SDRAM
H5TC2G43CFR-G7A HYNIX-H5TC2G43CFR-G7A Datasheet
428Kb / 32P
   2Gb DDR3L SDRAM
H5TC2G43CFR-H9A HYNIX-H5TC2G43CFR-H9A Datasheet
428Kb / 32P
   2Gb DDR3L SDRAM
H5TC2G43CFR-PBA HYNIX-H5TC2G43CFR-PBA Datasheet
428Kb / 32P
   2Gb DDR3L SDRAM
More results

Similar Description - H5TC2G43BFR

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
H5TC2G83FFR HYNIX-H5TC2G83FFR Datasheet
426Kb / 33P
   2Gb DDR3L SDRAM
H5TC2G43CFR HYNIX-H5TC2G43CFR Datasheet
428Kb / 32P
   2Gb DDR3L SDRAM
H5TC2G63FFR HYNIX-H5TC2G63FFR Datasheet
412Kb / 32P
   2Gb DDR3L SDRAM
H5TC2G43EFR HYNIX-H5TC2G43EFR Datasheet
442Kb / 33P
   2Gb DDR3L SDRAM
H5TC2G83DFR HYNIX-H5TC2G83DFR Datasheet
419Kb / 33P
   2Gb DDR3L SDRAM
H5TC2G43AFR HYNIX-H5TC2G43AFR Datasheet
511Kb / 31P
   2Gb DDR3L SDRAM
logo
Samsung semiconductor
K4B2G0446D SAMSUNG-K4B2G0446D Datasheet
1Mb / 64P
   2Gb D-die DDR3L SDRAM
logo
List of Unclassifed Man...
SLN02G72F1BQ1SA-CC[EW]RT ETC2-SLN02G72F1BQ1SA-CC[EW]RT Datasheet
721Kb / 17P
   2GB DDR3L ??SDRAM ECC SO-UDIMM
logo
Samsung semiconductor
K4B2G1646Q SAMSUNG-K4B2G1646Q Datasheet
1Mb / 71P
   2Gb Q-die DDR3L SDRAM Only x16
logo
Hynix Semiconductor
HMT325S6CFR8A HYNIX-HMT325S6CFR8A Datasheet
1Mb / 50P
   DDR3L SDRAM Unbuffered SODIMMs Based on 2Gb C-die
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com