TMX320C5515AZCH12 datasheet(8/153 Pages) TI

Part #	TMX320C5515AZCH12

Description	TMS320C5515 Fixed-Point Digital Signal Processor

Download	153 Pages

Scroll/Zoom	100%

Manufacturer	TI [Texas Instruments]

Direct Link	http://www.ti.com

Logo

8 / 153 page

TMS320C5515

SPRS645 – JANUARY 2010

www.ti.com

2.2

C55x CPU

The TMS320C5515 fixed-point digital signal processor (DSP) is based on the C55x CPU 3.3 generation

processor core. The C55x DSP architecture achieves high performance and low power through increased

parallelism and total focus on power savings. The CPU supports an internal bus structure that is

composed of one program bus, three data read buses (one 32-bit data read bus and two 16-bit data read

buses), two 16-bit data write buses, and additional buses dedicated to peripheral and DMA activity. These

buses provide the ability to perform up to four data reads and two data writes in a single cycle. Each DMA

controller can perform one 32-bit data transfer per cycle, in parallel and independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit

multiplication in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional

16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel

activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit

(DU) of the C55x CPU.

The C55x DSP generation supports a variable byte width instruction set for improved code density. The

Instruction Unit (IU) performs 32-bit program fetches from internal or external memory, stores them in a

128-byte Instruction Buffer Queue, and queues instructions for the Program Unit (PU). The Program Unit

decodes the instructions, directs tasks to AU and DU resources, and manages the fully protected pipeline.

Predictive branching capability avoids pipeline flushes on execution of conditional instructions calls.

For more detailed information on the CPU, see the TMS320C55x CPU 3.0 CPU Reference Guide

(literature number SWPU073).

The C55x core of the C5515 can address 16M bytes of unified data and program space. It also addresses

64K words of I/O space. The C5515 includes three types of on-chip memory: 128 KB read-only memory

(ROM), 256 KB single-access random access memory (SARAM), 64 KB dual-access random access

memory (DARAM). The memory map is shown in Figure 2-1 .

8

Device Overview

Submit Documentation Feedback

Product Folder Link(s): TMS320C5515

Similar Part No. - TMX320C5515AZCH12

Manufacturer	Part #	Datasheet	Description
Texas Instruments	TMX320C5515AZCH12	1,018Kb / 160P	[Old version datasheet] TMS320C5515 Fixed-Point Digital Signal Processor

Manufacturer	Part #	Datasheet	Description
Texas Instruments	TMS320C55	869Kb / 159P	[Old version datasheet] TMS320C5515 Fixed-Point Digital Signal Processor
	TMS320C5515_101	1,018Kb / 160P	[Old version datasheet] TMS320C5515 Fixed-Point Digital Signal Processor
	TMS320C6455	1Mb / 256P	[Old version datasheet] Fixed-Point Digital Signal Processor
	SM320VC5507-EP	1Mb / 109P	[Old version datasheet] Fixed-Point Digital Signal Processor
	TMS320C6424	1Mb / 249P	[Old version datasheet] Fixed-Point Digital Signal Processor
	TMS320VC5441	1Mb / 91P	[Old version datasheet] Fixed-Point Digital Signal Processor
	TMS320VC5504	742Kb / 123P	[Old version datasheet] Fixed-Point Digital Signal Processor
	TMS320VC5505	865Kb / 136P	[Old version datasheet] Fixed-Point Digital Signal Processor
	TMS320VC5441	1Mb / 91P	[Old version datasheet] Fixed-Point Digital Signal Processor
	TMS320UC5409	1Mb / 81P	[Old version datasheet] FIXED-POINT DIGITAL SIGNAL PROCESSOR