IS42S16320B-7BLI datasheet(7/61 Pages) ISSI

Part #	IS42S16320B-7BLI

Description	64M x 8, 32M x 16 512Mb SYNCHRONOUS DRAM

Download	61 Pages

Scroll/Zoom	100%

Manufacturer	ISSI [Integrated Silicon Solution, Inc]

Direct Link	http://www.issi.com

Logo

7 / 61 page

Integrated Silicon Solution, Inc. — www.issi.com

7

Rev. C

08/27/09

IS42S86400B, IS42/45S16320B

GENERAL DESCRIPTION

READ

TheREADcommandselectsthebankfromBA0,BA1inputs

and starts a burst read access to an active row. Inputs

A0-A9(x16);A0-A9,A11(x8)providesthestartingcolumn

location.WhenA10isHIGH,thiscommandfunctionsasan

AUTOPRECHARGEcommand.Whentheautoprecharge

is selected, the row being accessed will be precharged at

theendoftheREADburst.Therowwillremainopenfor

subsequentaccesseswhenAUTOPRECHARGEisnot

selected.DQ’sreaddataissubjecttothelogiclevelon

theDQMinputstwoclocksearlier.WhenagivenDQM

signalwasregisteredHIGH,thecorrespondingDQ’swill

be High-Z two clocks later. DQ’s will provide valid data

whentheDQMsignalwasregisteredLOW.

WRITE

A burst write access to an active row is initiated with the

WRITEcommand.BA0,BA1inputsselectsthebank,and

the starting column location is provided by inputs A0-A9

(x16);A0-A9,A11(x8).WhetherornotAUTO-PRECHARGE

is used is determined by A10.

Therowbeingaccessedwillbeprechargedattheendof

theWRITEburst,ifAUTOPRECHARGEisselected.If

AUTOPRECHARGEisnotselected,therowwillremain

openforsubsequentaccesses.

A memory array is written with corresponding input data

onDQ’sandDQMinputlogiclevelappearingatthesame

time.DatawillbewrittentomemorywhenDQMsignalis

LOW.WhenDQMisHIGH,thecorrespondingdatainputs

willbeignored,andaWRITEwillnotbeexecutedtothat

byte/column location.

PRECHARGE

The PRECHARGE command is used to deactivate the

open row in a particular bank or the open row in all banks.

BA0,BA1canbeusedtoselectwhichbankisprecharged

or they are treated as “Don’t Care”.A10 determined

whether one or all banks are precharged. After execut-

ing this command, the next command for the selected

bank(s)isexecutedafterpassageoftheperiodt

RP, which

istheperiodrequiredforbankprecharging.Onceabank

has been precharged, it is in the idle state and must be

activatedpriortoanyREADorWRITEcommandsbeing

issued to that bank.

AUTO PRECHARGE

TheAUTOPRECHARGEfunctionensuresthatthepre-

charge is initiated at the earliest valid stage within a burst.

Thisfunctionallowsforindividual-bankprechargewithout

requiringanexplicitcommand.A10toenabletheAUTO

PRECHARGEfunctioninconjunctionwithaspecificREAD

orWRITEcommand.ForeachindividualREADorWRITE

command, auto precharge is either enabled or disabled.

AUTOPRECHARGEdoesnotapplyexceptinfull-page

burst mode. Upon completion of the READ or WRITE

burst, a precharge of the bank/row that is addressed is

automatically performed.

AUTO REFRESH COMMAND

ThiscommandexecutestheAUTOREFRESHoperation.

Therowaddressandbanktoberefreshedareautomatically

generatedduringthisoperation. Thestipulatedperiod(trc)is

requiredforasinglerefreshoperation,andnoothercom-

mandscanbeexecutedduringthisperiod. Thiscommand

isexecutedatleast8192timesforevery64ms.Duringan

AUTOREFRESHcommand,addressbitsare“Don’tCare”.

ThiscommandcorrespondstoCBRAuto-refresh.

BURST TERMINATE

The BURSTTERMINATE command forcibly terminates

the burst read and write operations by truncating either

fixed-length or full-page bursts and the most recently

registeredREADorWRITEcommandpriortotheBURST

TERMINATE.

COMMAND INHIBIT

COMMANDINHIBITpreventsnewcommandsfrombeing

executed.Operationsinprogressarenotaffected,apart

fromwhethertheCLKsignalisenabled

NO OPERATION

WhenCSislow,theNOPcommandpreventsunwanted

commands from being registered during idle or wait

states.

LOAD MODE REGISTER

DuringtheLOADMODEREGISTERcommandthemode

registerisloadedfromA0-A12.Thiscommandcanonly

be issued when all banks are idle.

ACTIVE COMMAND

When the ACTIVE COMMAND is activated, BA0, BA1

inputs selects a bank to be accessed, and the address

inputsonA0-A12selectstherow.UntilaPRECHARGE

command is issued to the bank, the row remains open

for accesses.

Similar Part No. - IS42S16320B-7BLI

Manufacturer	Part #	Datasheet	Description
Integrated Silicon Solu...	IS42S16320D	1Mb / 66P	Internal bank for hiding row access/precharge
Integrated Silicon Solu...	IS42S16320F	1Mb / 68P	8K refresh cycles every 64 ms

More results

Similar Description - IS42S16320B-7BLI

Manufacturer	Part #	Datasheet	Description
Alliance Semiconductor ...	AS4C32M16D1A	1Mb / 64P	32M x 16 bit DDR Synchronous DRAM
Etron Technology, Inc.	EM6AB160TSE-4G	560Kb / 62P	32M x 16 bit DDR Synchronous DRAM
	EM63B165TS-5SG	1Mb / 53P	32M x 16 bit Synchronous DRAM (SDRAM)
	EM63B165TS-5ISG	1Mb / 53P	32M x 16 bit Synchronous DRAM (SDRAM)
Alliance Semiconductor ...	AS4C32M8SA-7TCN	1Mb / 55P	32M x 8 bit Synchronous DRAM (SDRAM)
Etron Technology, Inc.	EM68B16CWQH-18H	1Mb / 60P	32M x 16 bit DDRII Synchronous DRAM (SDRAM)
	EM6GC16EWKE-15H	835Kb / 85P	64M x 16 bit DDR3 Synchronous DRAM (SDRAM)
	EM68C16CWQG-18H	1Mb / 60P	64M x 16 bit DDRII Synchronous DRAM (SDRAM)
	EM68C16CWQE-18H	1Mb / 58P	64M x 16 bit DDRII Synchronous DRAM (SDRAM)
	EM68C16CWQE-18IH	1,005Kb / 56P	64M x 16 bit DDRII Synchronous DRAM (SDRAM)

More results

IS42S16320B-7BLI Datasheet(PDF) 7 Page - Integrated Silicon Solution, Inc

IS42S16320B-7BLI Datasheet(HTML) 7 Page - Integrated Silicon Solution, Inc

Similar Part No. - IS42S16320B-7BLI

Similar Description - IS42S16320B-7BLI

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL