EDE5104GASA-5A-E datasheet(5/45 Pages) ELPIDA

Part #	EDE5104GASA-5A-E

Description	512M bits DDR-II SDRAM

Download	45 Pages

Scroll/Zoom	100%

Manufacturer	ELPIDA [Elpida Memory]

Direct Link	http://www.elpida.com/en

Logo

5 / 45 page

EDE5104GASA, EDE5108GASA

Preliminary Data Sheet E0203E41 (Ver. 4.1)

5

DC Characteristics 1 (TA = 0 to +70

°C, VDD, VDDQ = 1.8V ± 0.1V)

Parameter

Symbol

Grade

max.

Unit

Test condition

Operating current

(ACT-PRE)

IDD0

-5A

-4A

110

100

mA

one bank; tRC = tRC (min.) ; tCK = tCK (min.) ; DQ,

DM, and DQS inputs changing twice per clock cycle;

address and control inputs changing once per clock

cycle

Operating current

(ACT-READ-PRE)

IDD1

-5A

-4A

160

140

mA

one bank; Burst = 4; tRC = tRC (min.) ;

CL = 4; tCK = tCK (min.) ; IOUT = 0mA;

address and control inputs changing once per clock

cycle

Precharge power-down

standby current

IDD2P

25

mA

all banks idle; power-down mode; CKE = VIL (max.);

tCK = tCK (min.)

Idle standby current

IDD2N

-5A

-4A

55

45

mA

/CS = VIH (min.); all banks idle; CKE = VIH (min.);

tCK = tCK (min.) ; address and control inputs changing

once per clock cycle

Active power-down

standby current

IDD3P

30

mA

one bank active; power-down mode; CKE = VIL (max.);

tCK = tCK (min.)

Active standby current

IDD3N

-5A

-4A

65

55

mA

one bank; active / precharge;/CS = VIH (min.);

CKE = VIH (min.); tRC = tRAS max; tCK = tCK (min.);

DQ, DM, and DQS inputs changing twice per clock

cycle; address and control inputs changing once per

clock cycle

Operating current

(Burst read operating)

IDD4R

-5A

-4A

225

175

mA

one bank; Burst = 4; burst; address and control inputs

changing once per clock cycle; DQ and DQS outputs

changing twice per clock cycle; CL = 4; tCK = tCK

(min.) ; IOUT = 0mA

Operating current

(Burst write operating)

IDD4W

-5A

-4A

225

175

mA

one bank; Burst = 4; writes; continuous burst; address

and control inputs changing once per clock cycle; DQ

and DQS inputs changing twice per clock cycle; CL = 4;

tCK = tCK (min.)

Auto-refresh current

IDD5

-5A

-4A

270

250

mA

tRC = tRFC (min.)

Self-refresh current

IDD6

4

mA

CKE = 0.2V

Operating current

(Bank interleaving)

IDD7

-5A

-4A

440

380

mA

Four bank interleaving READs (BL4) with auto

precharge, tRC = tRC (min.); Address and control

inputs change during Active, READ, or WRITE

commands.

DC Characteristics 2 (TA = 0 to +70

°C, VDD, VDDQ = 1.8V ± 0.1V)

Parameter

Symbol

Unit

Notes

Minimum required output pull-up under AC

test load

VOH

VTT + 0.603

V

Maximum required output pull-down under

AC test load

VOL

VTT – 0.603

V

Output timing measurement reference level VOTR

0.5

× VDDQ

V

1

Output minimum sink DC current

IOL

+13.4

mA

3, 4,

Output minimum source DC current

IOH

–13.4

mA

2, 4

Note: 1. The VDDQ of the device under test is referenced.

2. VDDQ = 1.7V; VOUT = 1.42V.

3. VDDQ = 1.9V; VOUT = 0.28V.

4. The DC value of VREF applied to the receiving device is expected to be set to VTT.

Similar Part No. - EDE5104GASA-5A-E

Manufacturer	Part #	Datasheet	Description
Elpida Memory	EDE5104GBSA	381Kb / 56P	512M bits DDR-II SDRAM
	EDE5104GBSA-4A-E	381Kb / 56P	512M bits DDR-II SDRAM
	EDE5104GBSA-5A-E	381Kb / 56P	512M bits DDR-II SDRAM

More results

Similar Description - EDE5104GASA-5A-E

Manufacturer	Part #	Datasheet	Description
Elpida Memory	EDE5104GBSA	381Kb / 56P	512M bits DDR-II SDRAM
	EDD5108AGTA-4	495Kb / 50P	512M bits DDR SDRAM
	EDD51321CBH	601Kb / 55P	512M bits DDR SDRAM
	EDD5104ADTA	469Kb / 49P	512M bits DDR SDRAM
	EDD5108AFTA-5	558Kb / 48P	512M bits DDR SDRAM
	EDD5104ADTA-E	568Kb / 49P	512M bits DDR SDRAM
	EDD5108AFTA	488Kb / 52P	512M bits DDR SDRAM
	EDD5104ABTA	444Kb / 50P	512M bits DDR SDRAM
	EDD5108ADTA-5C	555Kb / 48P	512M bits DDR SDRAM
	EDD5108AFTA	567Kb / 49P	512M bits DDR SDRAM

More results

EDE5104GASA-5A-E Datasheet(PDF) 5 Page - Elpida Memory

EDE5104GASA-5A-E Datasheet(HTML) 5 Page - Elpida Memory

Similar Part No. - EDE5104GASA-5A-E

Similar Description - EDE5104GASA-5A-E

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Datasheet Download

Link URL