 |
 |
|
| 25LC640A-ESLASHMNY |
|
|||||||||||||||||
 MICROCHIP
|
| |||||||||||||||||
|
3 page 
© 2008 Microchip Technology Inc. DS21830D-page 3 25AA640A/25LC640A TABLE 1-2: AC CHARACTERISTICS AC CHARACTERISTICS Industrial (I): TA = -40°C to +85°C VCC = 1.8V to 5.5V Automotive (E): TA = -40°C to +125°C VCC = 2.5V to 5.5V Param. No. Sym. Characteristic Min. Max. Units Test Conditions 1FCLK Clock frequency — — — 10 5 3 MHz MHz MHz 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 1.8V ≤ Vcc < 2.5V 2TCSS CS setup time 50 100 150 — — — ns ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 1.8V ≤ Vcc < 2.5V 3TCSH CS hold time 100 200 250 — — — ns ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 1.8V ≤ Vcc < 2.5V 4TCSD CS disable time 50 — ns — 5 Tsu Data setup time 10 20 30 — — — ns ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 1.8V ≤ Vcc < 2.5V 6THD Data hold time 20 40 50 — — — ns ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 1.8V ≤ Vcc < 2.5V 7TR CLK rise time — 100 ns 8TF CLK fall time — 100 ns 9THI Clock high time 50 100 150 — — — ns ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 1.8V ≤ Vcc < 2.5V 10 TLO Clock low time 50 100 150 — — — ns ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 1.8V ≤ Vcc < 2.5V 11 TCLD Clock delay time 50 — ns — 12 TCLE Clock enable time 50 — ns — 13 TV Output valid from clock low — — — 50 100 160 ns ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 1.8V ≤ Vcc < 2.5V 14 THO Output hold time 0 — ns 15 TDIS Output disable time — — — 40 80 160 ns ns ns 4.5V ≤ Vcc ≤ 5.5V(Note 1) 2.5V ≤ Vcc ≤ 4.5V(Note 1) 1.8V ≤ Vcc ≤ 2.5V(Note 1) 16 THS HOLD setup time 20 40 80 — — — ns ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 1.8V ≤ Vcc < 2.5V Note 1: This parameter is periodically sampled and not 100% tested. 2: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip’s web site at www.microchip.com. 3: TWC begins on the rising edge of CS after a valid write sequence and ends when the internal write cycle is complete. |
