Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

XR20V2172 Datasheet(PDF) 7 Page - Exar Corporation

Part # XR20V2172
Description  TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XR20V2172 Datasheet(HTML) 7 Page - Exar Corporation

Back Button XR20V2172_08 Datasheet HTML 3Page - Exar Corporation XR20V2172_08 Datasheet HTML 4Page - Exar Corporation XR20V2172_08 Datasheet HTML 5Page - Exar Corporation XR20V2172_08 Datasheet HTML 6Page - Exar Corporation XR20V2172_08 Datasheet HTML 7Page - Exar Corporation XR20V2172_08 Datasheet HTML 8Page - Exar Corporation XR20V2172_08 Datasheet HTML 9Page - Exar Corporation XR20V2172_08 Datasheet HTML 10Page - Exar Corporation XR20V2172_08 Datasheet HTML 11Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 53 page
background image
XR20V2172
7
REV. 1.0.1
TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
2.0
FUNCTIONAL DESCRIPTIONS
2.1
CPU Interface
The V2172 can operate with either an I2C-bus interface or an SPI interface. The CPU interface is selected via
the I2C/SPI# input pin.
2.1.1
I2C-bus Interface
The I2C-bus interface is compliant with the Standard-mode and Fast-mode I2C-bus specifications. The I2C-
bus interface consists of two lines: serial data (SDA) and serial clock (SCL). In the Standard-mode, the serial
clock and serial data can go up to 100 kbps and in the Fast-mode, the serial clock and serial data can go up to
400 kbps. The first byte sent by an I2C-bus master contains a start bit (SDA transition from HIGH to LOW
when SCL is HIGH), 7-bit slave address and whether it is a read or write transaction. The next byte is the sub-
address that contains the address of the register to access. The V2172 responds to each write with an
acknowledge (SDA driven LOW by V2172 for one clock cycle when SCL is HIGH). If the TX FIFO is full, the
V2172 will respond with a negative acknowledge (SDA driven HIGH by V2172 for one clock cycle when SCL is
HIGH) when the CPU tries to write to the TX FIFO. The last byte sent by an I2C-bus master contains a stop bit
(SDA transition from LOW to HIGH when SCL is HIGH). See Figures 3 - 5 below. For complete details, see
the I2C-bus specifications.
FIGURE 3. I2C START AND STOP CONDITIONS
FIGURE 4. MASTER WRITES TO SLAVE (V2172)
FIGURE 5. MASTER READS FROM SLAVE (V2172)
SDA
SCL
S
P
START condition
STOP condition
SW
A
A
AP
SLAVE
ADDRESS
REGISTER
ADDRESS
nDATA
White block: host to UART
Grey block: UART to host
SW
A
AR
SLAVE
ADDRESS
REGISTER
ADDRESS
White block: host to UART
Grey block: UART to host
A
S
SLAVE
ADDRESS
nDATA
ANA
P
LAST DATA


Similar Part No. - XR20V2172_08

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XR20V2172IL64 EXAR-XR20V2172IL64 Datasheet
1,020Kb / 51P
   TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
More results

Similar Description - XR20V2172_08

ManufacturerPart #DatasheetDescription
logo
Exar Corporation
XR20V2172 EXAR-XR20V2172 Datasheet
1,020Kb / 51P
   TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
XR20V2170 EXAR-XR20V2170 Datasheet
959Kb / 52P
   I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
XR20M1172 EXAR-XR20M1172_09 Datasheet
1Mb / 58P
   TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO
XR20M1172G28-0B EXAR-XR20M1172G28-0B Datasheet
530Kb / 55P
   TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO
XR20M1172 EXAR-XR20M1172 Datasheet
1,017Kb / 57P
   TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO
XR20M1170 EXAR-XR20M1170 Datasheet
1Mb / 60P
   I2C/SPI UART WITH 64-BYTE FIFO
XR20M1170G16-0B EXAR-XR20M1170G16-0B Datasheet
1Mb / 56P
   I2C/SPI UART WITH 64-BYTE FIFO
XR20M1280L32-0B EXAR-XR20M1280L32-0B Datasheet
1Mb / 63P
   I2C/SPI UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
XR20M1280 EXAR-XR20M1280 Datasheet
1Mb / 63P
   I2C/SPI UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
logo
Texas Instruments
TL16C754 TI-TL16C754 Datasheet
488Kb / 39P
[Old version datasheet]   QUAD UART WITH 64-BYTE FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com