Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADCLK946BCPZ-REEL7 Datasheet(PDF) 3 Page - Analog Devices

Part # ADCLK946BCPZ-REEL7
Description  Six LVPECL Outputs, SiGe Clock Fanout Buffer
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADCLK946BCPZ-REEL7 Datasheet(HTML) 3 Page - Analog Devices

  ADCLK946BCPZ-REEL7 Datasheet HTML 1Page - Analog Devices ADCLK946BCPZ-REEL7 Datasheet HTML 2Page - Analog Devices ADCLK946BCPZ-REEL7 Datasheet HTML 3Page - Analog Devices ADCLK946BCPZ-REEL7 Datasheet HTML 4Page - Analog Devices ADCLK946BCPZ-REEL7 Datasheet HTML 5Page - Analog Devices ADCLK946BCPZ-REEL7 Datasheet HTML 6Page - Analog Devices ADCLK946BCPZ-REEL7 Datasheet HTML 7Page - Analog Devices ADCLK946BCPZ-REEL7 Datasheet HTML 8Page - Analog Devices ADCLK946BCPZ-REEL7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
ADCLK946
Rev. 0 | Page 3 of 12
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
Typical (typ) values are given for VCC − VEE = 3.3 V and TA = 25°C, unless otherwise noted. Minimum (min) and maximum (max) values
are given over the full VCC − VEE = 3.3 V ± 10% and TA = −40°C to +85°C variation, unless otherwise noted.
Table 1. Clock Inputs and Outputs
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
DC INPUT CHARACTERISTICS
Input Voltage High Level
VIH
VEE + 1.6
VCC
V
Input Voltage Low Level
VIL
VEE
VCC − 0.2
V
Input Differential Range
VID
0.4
3.4
V p-p
±1.7 V between input pins
Input Capacitance
CIN
0.4
pF
Input Resistance
Single-Ended Mode
50
Ω
Differential Mode
100
Ω
Common Mode
50
Open VT
Input Bias Current
20
μA
Hysteresis
10
mV
DC OUTPUT CHARACTERISTICS
Output Voltage High Level
VOH
VCC − 1.26
VCC − 0.76
V
50 Ω to (VCC − 2.0 V)
Output Voltage Low Level
VOL
VCC − 1.99
VCC − 1.54
V
50 Ω to (VCC − 2.0 V)
Output Voltage Differential
VOD
610
960
mV
50 Ω to (VCC − 2.0 V)
Reference Voltage
VREF
Output Voltage
(VCC + 1)/2
V
−500 μA to +500 μA
Output Resistance
235
Ω
Table 2. Timing Characteristics
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
AC PERFORMANCE
Maximum Output Frequency
4.5
4.8
GHz
See Figure 4 for differential output voltage vs.
frequency, >0.8 V differential output swing
Output Rise/Fall Time
tR, tF
40
75
90
ps
20% to 80% measured differentially
Propagation Delay
tPD
150
185
220
ps
VICM = 2 V, VID = 1.6 V p-p
Temperature Coefficient
50
fs/°C
Output-to-Output Skew
9
28
ps
Part-to-Part Skew1
45
ps
VID = 1.6 V p-p
Additive Time Jitter
Integrated Random Jitter
28
fs rms
BW = 12 kHz − 20 MHz, CLK = 1 GHz
Broadband Random Jitter2
75
fs rms
VID = 1.6 V p-p, 8 V/ns, VICM = 2 V
Crosstalk-Induced Jitter3
90
fs rms
CLOCK OUTPUT PHASE NOISE
Absolute Phase Noise
Input slew rate > 1 V/ns (see Figure 11 for more details)
fIN = 1 GHz
−119
dBc/Hz
@ 100 Hz offset
−134
dBc/Hz
@ 1 kHz offset
−145
dBc/Hz
@ 10 kHz offset
−150
dBc/Hz
@ 100 kHz offset
−150
dBc/Hz
>1 MHz offset
1 The output skew is the difference between any two similar delay paths while operating at the same voltage and temperature.
2 Measured at the rising edge of the clock signal; calculated using the SNR of the ADC method.
3 The amount of added jitter measured at the output while two related, asynchronous, differential frequencies are applied to the inputs.


Similar Part No. - ADCLK946BCPZ-REEL7

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADCLK946BCPZ-REEL7 AD-ADCLK946BCPZ-REEL7 Datasheet
335Kb / 12P
   Six LVPECL Outputs, SiGe Clock Fanout Buffer
More results

Similar Description - ADCLK946BCPZ-REEL7

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADCLK946 AD-ADCLK946_17 Datasheet
335Kb / 12P
   Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948 AD-ADCLK948_16 Datasheet
387Kb / 12P
   Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK950 AD-ADCLK950 Datasheet
879Kb / 12P
   Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer
REV. 0
ADCLK954 AD-ADCLK954 Datasheet
350Kb / 12P
   Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer
REV. A
ADCLK954 AD-ADCLK954_16 Datasheet
386Kb / 12P
   Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK950 AD-ADCLK950_16 Datasheet
389Kb / 12P
   Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948 AD-ADCLK948 Datasheet
716Kb / 12P
   Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
REV. 0
ADCLK944 AD-ADCLK944 Datasheet
227Kb / 12P
   2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
REV. 0
logo
ON Semiconductor
NB3N853501E ONSEMI-NB3N853501E Datasheet
223Kb / 9P
   Differential Clock Fanout Buffer Outputs
November, 2011 ??Rev. 2
logo
Asahi Kasei Microsystem...
AK8181A AKM-AK8181A Datasheet
253Kb / 8P
   3.3V LVPECL 1:4 Clock Fanout Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com