 |
 |
|
| M12L32162A_0712 |
|
|||||||||||||||||
 ESMT
|
| |||||||||||||||||
|
21 page 
ESMT M12L32162A Operation Temperature Condition -40°C~105°C Elite Semiconductor Memory Technology Inc. Publication Date : Dec. 2007 Revision : 1.2 21/28 Read Interrupted by Precharge Command & Read Burst Stop Cycle @Burst Length =Full page *Note: 1.Burst can’t end in full page mode, so auto precharge can’t issue. 2.About the valid DQs after burst stop, it is same as the case of RAS interrupt. Both cases are illustrated above timing diagram. See the label 1,2 on them. But at burst write, burst stop and RAS interrupt should be compared carefully. Refer the timing diagram of “Full page write burst stop cycle”. 3.Burst stop is valid at every burst length. CL O C K CK E AD DR DQ DQ M A1 0 / A P BA RA a CA a CA b RA a QAa0 QA a1 QA b1 QA b0 QAb 2 *No t e 1 Row A c t i ve (A -B a n k) R e ad (A - B an k ) B u rst S t op R e ad (A- B a n k ) :D o n ' t C a r e HI G H CL = 2 CL= 3 QA a2 QAa 3 QAa4 QA b3 QA b4 QA b5 QA a0 QA a1 QA b1 QA b0 QAb2 QAa 2 QA a3 QA a4 QA b3 QAb4 QA b5 1 1 2 2 P r ec ha r g e (A - B a n k) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 CS RAS CAS WE *Note2 |
