Electronic Components Datasheet Search |
|
F25S04PA Datasheet(PDF) 6 Page - Elite Semiconductor Memory Technology Inc. |
|
F25S04PA Datasheet(HTML) 6 Page - Elite Semiconductor Memory Technology Inc. |
6 / 34 page ESMT (Preliminary) F25S04PA Elite Semiconductor Memory Technology Inc. Publication Date: May 2009 Revision: 0.2 6/34 STATUS REGISTER The software status register provides status on whether the flash memory array is available for any Read or Write operation, whether the device is Write enabled, and the state of the memory Write protection. During an internal Erase or Program operation, the status register may be read only to determine the completion of an operation in progress. Table 2 describes the function of each bit in the software status register. Table 2: Software Status Register Bit Name Function Default at Power-up Read/Write 0 BUSY 1 = Internal Write operation is in progress 0 = No internal Write operation is in progress 0 R 1 WEL 1 = Device is memory Write enabled 0 = Device is not memory Write enabled 0 R 2 BP0 Indicate current level of block write protection (See Table 3) 0 R/W 3 BP1 Indicate current level of block write protection (See Table 3) 0 R/W 4 BP2 Indicate current level of block write protection (See Table 3) 0 R/W 5 TB Top / Bottom write protect 0 R/W 6 RESERVED Reserved for future use 0 N/A 7 BPL 1 = BP2,BP1,BP0 and TB are read-only bits 0 = BP2,BP1,BP0 and TB are read/writable 0 R/W Note: 1. Only BP0, BP1, BP2, TB and BPL are writable. 2. BP0, BP1, BP2, TB and BPL are non-volatile; others volatile. 3. All area are protected at power-on (BP2=BP1=BP0=1) WRITE ENABLE LATCH (WEL) The Write-Enable-Latch bit indicates the status of the internal memory Write Enable Latch. If this bit is set to “1”, it indicates the device is Write enabled. If the bit is set to “0” (reset), it indicates the device is not Write enabled and does not accept any memory Write (Program/ Erase) commands. This bit is automatically reset under the following conditions: • Power-up • Write Disable (WRDI) instruction completion • Page Program instruction completion • Sector Erase instruction completion • Block Erase instruction completion • Chip Erase instruction completion • Write Status Register instructions BUSY The Busy bit determines whether there is an internal Erase or Program operation in progress. A “1” for the Busy bit indicates the device is busy with an operation in progress. A “0” indicates the device is ready for the next valid operation. Top/Bottom Block Protect (TB) The Top/Bottom bit (TB) controls if the Block-Protection (BP2, BP1, BP0) bits protect from the Top (TB=0) or the Bottom (TB=1) of the array as show in Table 3, The TB bit can be set with Write Status Register (WRSR) instruction. The TB bit can not be written to if the Block- Protection-Look (BPL) bit is 1 or WP is low. |
Similar Part No. - F25S04PA |
|
Similar Description - F25S04PA |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |