 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DS3101GN+ Datasheet(PDF) 11 Page - Maxim Integrated Products |
|
||||||||||||||||||||||||||||||
DS3101GN+ Datasheet(HTML) 11 Page - Maxim Integrated Products |
|
|
11 / 150 page  DS3101 19-4596; Rev 4; 5/09 11 of 150 5.4 Output Clock Features 11 output clocks Five programmable-frequency CMOS/TTL output clocks drive any internally produced clock up 77.76MHz Two programmable-frequency LVDS output clocks drive any internally produced clock up to 311.04MHz Two sync pulses, 2kHz and 8kHz, can be disciplined by a 2kHz or 8kHz sync input One 1.544MHz/2.048MHz output clock One 64kHz composite clock output (AMI format) Output clock rates include 2kHz, 8kHz, NxDS1, NxDS2, DS3, NxE1, E3, 19.44MHz, 38.88MHz, 51.84MHz, 62.5MHz, 77.76MHz, 125.0MHz, 155.52MHz, and 311.04MHz Outputs at even divisors of 311.04MHz have less than 0.5ns peak-to-peak output jitter 5.5 Redundancy Features Devices on redundant timing cards can be configured for master/slave operation Clocks and frame syncs can be cross-wired between devices to ensure that slave always tracks master Master/slave mode pin can auto-configure slave to track master with no phase build-out and wider bandwidth Input clock priority tables can easily be kept synchronized between master and slave 5.6 Composite Clock I/O Features Two composite clock receivers and one composite clock transmitter (all AMI format) Compliant with Telcordia GR-378 composite clock, G.703 centralized clock, and G.703 Appendix II.1 Japanese synchronization interfaces Configurable for 50% or 5/8 duty cycle, 1V or 3V pulse amplitude, and 110 Ω/120Ω/133Ω termination Received signals are monitored for LOS, AMI violations, presence/absence of the 8 kHz component, and presence/absence of the 400Hz component (for G.703 Appendix II.1 option b) Transmitter can generate or suppress the 8kHz component and/or the 400 Hz component (for G.703 Appendix II.1 option b) Composite clock receiver inputs can be configured as programmable-frequency CMOS/TTL inputs if composite clock support is not needed 5.7 General Features Operates from a single external 12.800MHz local oscillator (TCXO or OCXO) On-chip local oscillator watchdog circuit Microprocessor interface can be 8-bit parallel (Intel or Motorola, multiplexed or nonmultiplexed) or SPI serial Register set can be write-protected |
Similar Part No. - DS3101GN+ |
|
Similar Description - DS3101GN+ |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
