Quad 12-/16-Bit SoftSpan IOUT DACs ( 28 Page)
System Offset and Reference Adjustments
The LTC2754 has individual offset- and gain- adjust pins
, respectively) for each of its four
Many systems require compensation for overall system
offset. This may be an order of magnitude or more greater
than the offset of the LTC2754, which is so low as to be
dominated by external output ampliﬁer errors even when
using the most precise op amps.
The offset adjust pins V
can be used to null
unipolar offset or bipolar zero error. The offset-voltage
delta is inverted and attenuated such that a 5V control
voltage applied to V
= –512 LSB
(LTC2754-16) in any output range (assumes a 5V refer-
ence voltage at R
In voltage terms, the offset delta is attenuated by a factor
of 32, 64 or 128, depending on the output range. (These
functions hold regardless of reference voltage.)
[0V to 5V, ±2.5V spans]
[0V to 10V, ±5V, –2.5V to 7.5V
The gain error adjust pins GE
can be used to null
gain error or to compensate for reference errors. Nominal
adjustment range is ±512 LSB (LTC2754-16) for a volt-
age input range of ±V
(i.e., ±5V for a 5V reference
input). The gain-error delta is non-inverting for positive
Note that these pins compensate the gain by altering the
inverted reference voltage V
delta is inverted and attenuated by a factor of 128.
The nominal input range of these pins is ±5V; other volt-
ages of up to ±15V may be used if needed. However, do
not use voltages divided down from power supplies; ref-
erence-quality, low-noise inputs are required to maintain
the performance of which the part is capable.
pins have an input impedance of 1.28MΩ.
These pins should be driven with a Thevenin-equivalent
impedance of 10k or less to preserve the settling
performance of the LTC2754. They should be shorted to
GND if not used.
pins have an input impedance of 2.56MΩ, and
are intended for use with ﬁxed reference voltages only.
They should be shorted to GND if not used. If the reference
inverting resistors are not used for that channel, then
should all be shorted to REFX.
Power-On Reset and Clear
When power is ﬁrst applied to the LTC2754, all DACs
power-up in unipolar 5V mode (S3 S2 S1 S0 = 0000). All
internal DAC registers are reset to 0 and the DAC outputs
initialize to zero volts.
If the part is conﬁgured for manual span operation, all four
DACs will be set into the pin-strapped range at the ﬁrst
Update command. This allows the user to simultaneously
update span and code for a smooth voltage transition into
the chosen output range.
When the CLR pin is taken low, a system clear results.
The DAC buffers are reset to 0 and the DAC outputs are
all reset to zero volts. The Input buffers are left intact, so
that any subsequent Update command (including the use
of LDAC) restores the addressed DACs to their respective
If CLR is asserted during an instruction, i.e., when CS/LD
is low, the instruction is aborted. Integrity of the relevant
Input buffers is not guaranteed under these conditions,
therefore the contents should be checked using readback
The RFLAG pin is used as a ﬂag to notify the system of a
loss of data integrity. The RFLAG output is asserted low
at power-up, system clear, or if the supply V
approximately 2V; and stays asserted until any valid Update
command is executed.
Does ALLDATASHEET help your business so far?
[ DONATE ]
All Rights Reserved©
2003 - 2013
|   Chinese :
| German :
| Japanese :
| Russian :
| Spanish :
| French :
| Italian :
| Portuguese :
| Polish :