PRELIMINARY
CY14B101P
1 Mbit (128K x 8) Serial SPI nvSRAM
with Real Time Clock
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
, CA 95134-1709
•
408-943-2600
Document #: 001-44109 Rev. *C
Revised July 02, 2009
Features
■ 1 Mbit Nonvolatile SRAM
❐ Internally organized as 128K x 8
❐ STORE to QuantumTrap nonvolatile elements initiated
automatically on power down (AutoStore) or by user using
HSB pin (Hardware Store) or SPI instruction (Software Store)
❐ RECALL to SRAM initiated on power up (Power Up Recall)
or by SPI Instruction (Software Recall)
❐ Automatic STORE on power down with a small capacitor
■ High Reliability
❐ Infinite Read, Write, and RECALL cycles
❐ 200,000 STORE cycles to QuantumTrap
❐ Data Retention: 20 Years
■ Real Time Clock
❐ Full featured Real Time Clock
❐ Watchdog timer
❐ Clock alarm with programmable interrupts
❐ Capacitor or battery backup for RTC
❐ Backup current of 300 nA
■ High Speed Serial Peripheral Interface (SPI)
❐ 40 MHz Clock rate - SRAM Memory access
❐ 25 MHz Clock rate - RTC Memory access
❐ Supports SPI Modes 0 (0,0) and 3 (1,1)
■ Write Protection
❐ Hardware Protection using Write Protect (WP) Pin
❐ Software Protection using Write Disable Instruction
❐ Software Block Protection for 1/4, 1/2, or entire Array
■ Low Power Consumption
❐ Single 3V +20%, –10% operation
❐ Average VCC current of 10 mA at 40 MHz operation
■ Industry Standard Configurations
❐ Commercial and industrial temperatures
❐ 16-pin SOIC Package
❐ RoHS compliant
Overview
The Cypress CY14B101P combines a 1 Mbit nonvolatile static
RAM with full featured real time clock in a monolithic integrated
circuit with serial SPI interface. The memory is organized as
128K words of 8 bits each. The embedded nonvolatile elements
incorporate the QuantumTrap technology, creating the world’s
most reliable nonvolatile memory. The SRAM provides infinite
read and write cycles, while the QuantumTrap cells provide
highly reliable nonvolatile storage of data. Data transfers from
SRAM to the nonvolatile elements (STORE operation) takes
place automatically at power down. On power up, data is
restored to the SRAM from the nonvolatile memory (RECALL
operation). The STORE and RECALL operations can also be
initiated by the user.
Instruction
register
Address
Decoder
Data I/O register
Status register
Power Control
STORE/RECALL
Control
Instruction decode
Write protect
Control logic
Quantum Trap
STORE
RECALL
SI
SCK
V
CC
V
CAP
SO
HSB
128K X 8
SRAM ARRAY
128K X 8
RTC
Xout
Xin
INT
MUX
A0-A16
D0-D7
HOLD
CS
WP
Logic Block Diagram
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
