Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY14B101P-SFXC Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY14B101P-SFXC
Description  1 Mbit (128K x 8) Serial SPI nvSRAM with Real Time Clock
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14B101P-SFXC Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY14B101P-SFXC Datasheet HTML 1Page - Cypress Semiconductor CY14B101P-SFXC Datasheet HTML 2Page - Cypress Semiconductor CY14B101P-SFXC Datasheet HTML 3Page - Cypress Semiconductor CY14B101P-SFXC Datasheet HTML 4Page - Cypress Semiconductor CY14B101P-SFXC Datasheet HTML 5Page - Cypress Semiconductor CY14B101P-SFXC Datasheet HTML 6Page - Cypress Semiconductor CY14B101P-SFXC Datasheet HTML 7Page - Cypress Semiconductor CY14B101P-SFXC Datasheet HTML 8Page - Cypress Semiconductor CY14B101P-SFXC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 33 page
background image
PRELIMINARY
CY14B101P
Document #: 001-44109 Rev. *C
Page 4 of 33
During power down, the memory accesses are inhibited after the
voltage on VCC pin drops below VSWITCH. To avoid inadvertent
writes, ensure that CS is not left floating prior to this event.
Therefore, during power down the device must be deselected
and CS must be enabled to follow VCC.
Figure 2 shows the proper connection of the storage capacitor
(VCAP) for AutoStore operation. Refer to DC Electrical Charac-
teristics on page 23 for the size of the VCAP.
Figure 2. AutoStore Mode
Software Store Operation
Software Store allows the user to trigger a STORE operation
through a special SPI instruction. This operation is initiated
irrespective of whether a write has been performed since last nv
operation.
A STORE cycle takes tSTORE time to complete, during which all
the memory accesses to nvSRAM are inhibited. The RDY bit of
the Status register or the HSB pin may be polled to find the
Ready/Busy status of the nvSRAM. After the tSTORE cycle time
is completed, the SRAM is activated again for read and write
operations.
Hardware Store and HSB pin Operation
The HSB pin in CY14B101P is used to control and acknowledge
STORE operations. If no STORE/RECALL is in progress, this pin
can be used to request a Hardware Store cycle. When the HSB
pin is driven LOW, the CY14B101P conditionally initiates a
STORE operation after tDELAY duration. An actual STORE cycle
starts only if a write to the SRAM has been performed since the
last STORE or RECALL cycle. Reads and Writes to the memory
are inhibited for tSTORE duration or as long as HSB pin is LOW.
The HSB pin also acts as an open drain driver that is internally
driven LOW to indicate a busy condition, when a STORE cycle
(initiated by any means) or Power up Recall is in progress. Upon
completion of the STORE operation, CY14B101P remains
disabled until the HSB pin returns HIGH. HSB pin must be left
unconnected if not used.
RECALL Operation
A RECALL operation transfers the data stored in the nonvolatile
Quantum Trap elements to the SRAM. In CY14B101P, a
RECALL may be initiated in two ways: Hardware Recall, initiated
on power up; and Software Recall, initiated by a SPI RECALL
instruction.
Internally, RECALL is a two step procedure. First, the SRAM data
is cleared. Next, the nonvolatile information is transferred into the
SRAM cells. All memory accesses are inhibited while a RECALL
cycle is in progress. The RECALL operation in no way alters the
data in the nonvolatile elements.
Hardware Recall (Power Up)
During power up, when VCC crosses VSWITCH, an automatic
RECALL sequence is initiated which transfers the content of
nonvolatile memory on to the SRAM.
A Power Up Recall cycle takes tFA time to complete and the
memory access is disabled during this time. HSB pin is used to
detect the Ready status of the device.
Software Recall
Software Recall allows the user to initiate a RECALL operation
to restore the content of nonvolatile memory on to the SRAM. In
CY14B101P, this can be done by issuing a RECALL instruction
in SPI.
A Software Recall takes tRECALL to complete during which all
memory accesses to nvSRAM are inhibited. The controller must
provide sufficient delay for the RECALL operation to complete
before issuing any memory access instructions.
Disabling and Enabling AutoStore
If the application does not require the AutoStore feature, it can
be disabled in CY14B101P by using the ASDISB instruction. If
this is done, the nvSRAM does not perform a STORE operation
at power down.
AutoStore can be re-enabled by using the ASENB instruction.
However, these operations are not nonvolatile and if the user
needs this setting to survive power cycle, a STORE operation
must be performed following Autostore Disable or Enable
operation.
Note CY14B101P comes from the factory with AutoStore
Enabled.
Note If AutoStore is disabled and VCAP is not required, it is
recommended that the VCAP pin is left open. VCAP pin must
never be connected to GND. Power Up Recall operation cannot
be disabled in any case.
0.1uF
Vcc
V
CAP
Vcc
CS
V
CAP
V
SS
[+] Feedback


Similar Part No. - CY14B101P-SFXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101P-SFXA CYPRESS-CY14B101P-SFXA Datasheet
1Mb / 35P
   1-Mbit (128 K x 8) Automotive Serial (SPI) nvSRAM with Real Time Clock
CY14B101P-SFXE CYPRESS-CY14B101P-SFXE Datasheet
1Mb / 35P
   1-Mbit (128 K x 8) Automotive Serial (SPI) nvSRAM with Real Time Clock
CY14B101P-SFXI CYPRESS-CY14B101P-SFXI Datasheet
934Kb / 36P
   1-Mbit (128 K 횞 8) Serial SPI nvSRAM with Real Time Clock
CY14B101P-SFXI CYPRESS-CY14B101P-SFXI Datasheet
1Mb / 36P
   1-Mbit (128 K x 8) Serial SPI nvSRAM with Real Time Clock
CY14B101P-SFXIT CYPRESS-CY14B101P-SFXIT Datasheet
934Kb / 36P
   1-Mbit (128 K 횞 8) Serial SPI nvSRAM with Real Time Clock
More results

Similar Description - CY14B101P-SFXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101K CYPRESS-CY14B101K_09 Datasheet
796Kb / 28P
   1 Mbit (128K x 8) nvSRAM With Real Time Clock
CY14B101K_0711 CYPRESS-CY14B101K_0711 Datasheet
717Kb / 24P
   1 Mbit (128K x 8) nvSRAM With Real Time Clock
CY14C101I CYPRESS-CY14C101I Datasheet
2Mb / 42P
   1 Mbit (128K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14B101K CYPRESS-CY14B101K Datasheet
1Mb / 24P
   1 Mbit (128K x 8) nvSRAM With Real-Time Clock
CY14C101PA_1105 CYPRESS-CY14C101PA_1105 Datasheet
1Mb / 44P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_13 Datasheet
1Mb / 36P
   1-Mbit (128 K x 8) Serial SPI nvSRAM with Real Time Clock
CY14C101PA CYPRESS-CY14C101PA_13 Datasheet
1Mb / 43P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14V101PS CYPRESS-CY14V101PS Datasheet
1Mb / 67P
   1-Mbit (128K 횞 8) Quad SPI nvSRAM with Real Time Clock
CY14B101PA_1107 CYPRESS-CY14B101PA_1107 Datasheet
1Mb / 35P
   1-Mbit (128 K x 8) Automotive Serial (SPI) nvSRAM with Real Time Clock
CY14B101Q1 CYPRESS-CY14B101Q1_10 Datasheet
914Kb / 24P
   1 Mbit (128K x 8) Serial SPI nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com