3 / 28 page
CY7C1422JV18, CY7C1429JV18
CY7C1423JV18, CY7C1424JV18
Document #: 001-44699 Rev. *B
Page 3 of 28
Logic Block Diagram (CY7C1423JV18)
Logic Block Diagram (CY7C1424JV18)
CLK
A(19:0)
Gen.
K
K
Control
Logic
Address
Register
D[17:0]
Read Data Reg.
LD
Q[17:0]
Reg.
Reg.
Reg.
18
36
18
BWS[1:0]
VREF
Write
Data Reg
18
18
20
18
R/W
LD
R/W
CQ
CQ
DOFF
Write
Data Reg
Control
Logic
C
C
18
CLK
A(18:0)
Gen.
K
K
Control
Logic
Address
Register
D[35:0]
Read Data Reg.
LD
Q[35:0]
Reg.
Reg.
Reg.
36
72
36
BWS[3:0]
VREF
Write
Data Reg
36
36
19
36
R/W
LD
R/W
CQ
CQ
DOFF
Write
Data Reg
Control
Logic
C
C
36
[+] Feedback