Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1472BV25-200BZXI Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C1472BV25-200BZXI
Description  72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL??Architecture
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1472BV25-200BZXI Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C1472BV25-200BZXI Datasheet HTML 3Page - Cypress Semiconductor CY7C1472BV25-200BZXI Datasheet HTML 4Page - Cypress Semiconductor CY7C1472BV25-200BZXI Datasheet HTML 5Page - Cypress Semiconductor CY7C1472BV25-200BZXI Datasheet HTML 6Page - Cypress Semiconductor CY7C1472BV25-200BZXI Datasheet HTML 7Page - Cypress Semiconductor CY7C1472BV25-200BZXI Datasheet HTML 8Page - Cypress Semiconductor CY7C1472BV25-200BZXI Datasheet HTML 9Page - Cypress Semiconductor CY7C1472BV25-200BZXI Datasheet HTML 10Page - Cypress Semiconductor CY7C1472BV25-200BZXI Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 29 page
background image
CY7C1470BV25
CY7C1472BV25, CY7C1474BV25
Document #: 001-15032 Rev. *D
Page 7 of 29
Table 1. Pin Definitions
Pin Name
IO Type
Pin Description
A0
A1
A
Input-
Synchronous
Address Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the
CLK.
BWa
BWb
BWc
BWd
BWe
BWf
BWg
BWh
Input-
Synchronous
Byte Write Select Inputs, Active LOW. Qualified with WE to conduct writes to the SRAM. Sampled
on the rising edge of CLK. BWa controls DQa and DQPa, BWb controls DQb and DQPb, BWc controls
DQc and DQPc, BWd controls DQd and DQPd, BWe controls DQe and DQPe, BWf controls DQf and
DQPf, BWg controls DQg and DQPg, BWh controls DQh and DQPh.
WE
Input-
Synchronous
Write Enable Input, Active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This
signal must be asserted LOW to initiate a write sequence.
ADV/LD
Input-
Synchronous
Advance/Load Input Used to Advance the On-Chip Address Counter or Load a New Address.
When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new
address can be loaded into the device for an access. After being deselected, ADV/LD must be driven
LOW to load a new address.
CLK
Input-
Clock
Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK
is only recognized if CEN is active LOW.
CE1
Input-
Synchronous
Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with
CE2 and CE3 to select/deselect the device.
CE2
Input-
Synchronous
Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with
CE1 and CE3 to select/deselect the device.
CE3
Input-
Synchronous
Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with
CE1 and CE2 to select/deselect the device.
OE
Input-
Asynchronous
Output Enable, Active LOW. Combined with the synchronous logic block inside the device to control
the direction of the IO pins. When LOW, the IO pins can behave as outputs. When deasserted HIGH,
IO pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write
sequence, during the first clock when emerging from a deselected state and when the device has
been deselected.
CEN
Input-
Synchronous
Clock Enable Input, Active LOW. When asserted LOW the clock signal is recognized by the SRAM.
When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the
device, CEN can be used to extend the previous cycle when required.
DQs
IO-
Synchronous
Bidirectional Data IO Lines. As inputs, they feed into an on-chip data register that is triggered by
the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified
by A[18:0] during the previous clock rise of the read cycle. The direction of the pins is controlled by
OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When
HIGH, DQa–DQh are placed in a tri-state condition. The outputs are automatically tri-stated during
the data portion of a write sequence, during the first clock when emerging from a deselected state, and
when the device is deselected, regardless of the state of OE.
DQPX
IO-
Synchronous
Bidirectional Data Parity IO Lines. Functionally, these signals are identical to DQ[71:0]. During write
sequences, DQPa is controlled by BWa, DQPb is controlled by BWb, DQPc is controlled by BWc, and
DQPd is controlled by BWd, DQPe is controlled by BWe, DQPf is controlled by BWf, DQPg is controlled
by BWg, DQPh is controlled by BWh.
MODE
Input Strap Pin
Mode Input. Selects the burst order of the device. Tied HIGH selects the interleaved burst order.
Pulled LOW selects the linear burst order. MODE must not change states during operation. When
left floating MODE defaults HIGH, to an interleaved burst order.
TDO
JTAG Serial
Output
Synchronous
Serial Data Out to the JTAG Circuit. Delivers data on the negative edge of TCK.
TDI
JTAG Serial Input
Synchronous
Serial Data In to the JTAG Circuit. Sampled on the rising edge of TCK.
[+] Feedback


Similar Part No. - CY7C1472BV25-200BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1472BV25-200BZXI CYPRESS-CY7C1472BV25-200BZXI Datasheet
868Kb / 29P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL??Architecture
More results

Similar Description - CY7C1472BV25-200BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1474V25 CYPRESS-CY7C1474V25 Datasheet
382Kb / 27P
   72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL??Architecture
CY7C1470V33 CYPRESS-CY7C1470V33_06 Datasheet
520Kb / 29P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL??Architecture
CY7C1470V25 CYPRESS-CY7C1470V25_06 Datasheet
517Kb / 28P
   72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture
CY7C1470BV25 CYPRESS-CY7C1470BV25 Datasheet
868Kb / 29P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL??Architecture
CY7C1470BV33 CYPRESS-CY7C1470BV33 Datasheet
902Kb / 30P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture
CY7C1474V33 CYPRESS-CY7C1474V33 Datasheet
378Kb / 28P
   72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture
CY7C1471V33 CYPRESS-CY7C1471V33_07 Datasheet
1Mb / 32P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1471V25 CYPRESS-CY7C1471V25 Datasheet
373Kb / 30P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture
CY7C1460AV33 CYPRESS-CY7C1460AV33 Datasheet
395Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
CY7C1460AV25 CYPRESS-CY7C1460AV25_06 Datasheet
511Kb / 27P
   36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com