Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1514AV18 Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7C1514AV18
Description  72-Mbit QDR-II SRAM 2-Word Burst Architecture
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1514AV18 Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1514AV18 Datasheet HTML 5Page - Cypress Semiconductor CY7C1514AV18 Datasheet HTML 6Page - Cypress Semiconductor CY7C1514AV18 Datasheet HTML 7Page - Cypress Semiconductor CY7C1514AV18 Datasheet HTML 8Page - Cypress Semiconductor CY7C1514AV18 Datasheet HTML 9Page - Cypress Semiconductor CY7C1514AV18 Datasheet HTML 10Page - Cypress Semiconductor CY7C1514AV18 Datasheet HTML 11Page - Cypress Semiconductor CY7C1514AV18 Datasheet HTML 12Page - Cypress Semiconductor CY7C1514AV18 Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
CY7C1510AV18, CY7C1525AV18
CY7C1512AV18, CY7C1514AV18
Document #: 001-06984 Rev. *D
Page 9 of 28
Echo Clocks
Echo clocks are provided on the QDR-II to simplify data capture
on high-speed systems. Two echo clocks are generated by the
QDR-II. CQ is referenced with respect to C and CQ is referenced
with respect to C. These are free-running clocks and are
synchronized to the output clock of the QDR-II. In the single clock
mode, CQ is generated with respect to K and CQ is generated
with respect to K. The timing for the echo clocks is shown in
Switching Characteristics on page 23.
DLL
These chips use a DLL that is designed to function between 120
MHz and the specified maximum clock frequency. During power
up, when the DOFF is tied HIGH, the DLL is locked after 1024
cycles of stable clock. The DLL can also be reset by slowing or
stopping the input clocks K and K for a minimum of 30 ns.
However, it is not necessary to reset the DLL to lock to the
desired frequency. The DLL automatically locks 1024 clock
cycles after a stable clock is presented. The DLL may be
disabled by applying ground to the DOFF pin. When the DLL is
turned off, the device behaves in QDR-I mode (with one cycle
latency and a longer access time). For information refer to the
application note DLL Considerations in QDRII/DDRII..
Application Example
Figure 1 shows two QDR-II used in an application.
Figure 1. Application Example
R = 250
ohms
Vt
R
R = 250
ohms
Vt
Vt
R
Vt = Vddq/2
R = 50
ohms
R
CC#
D
A
SRAM #2
R
P
S
#
W
P
S
#
B
W
S
#
ZQ
CQ/CQ#
Q
K#
CC#
D
A
K
SRAM #1
R
P
S
#
W
P
S
#
B
W
S
#
ZQ
CQ/CQ#
Q
K#
BUS
MASTER
(CPU
or
ASIC)
DATA IN
DATA OUT
Address
RPS#
WPS#
BWS#
Source K
Source K#
Delayed K
Delayed K#
CLKIN/CLKIN#
K
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1514AV18

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1514AV18 CYPRESS-CY7C1514AV18 Datasheet
1Mb / 26P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1514AV18 CYPRESS-CY7C1514AV18 Datasheet
646Kb / 28P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1514AV18-167BZC CYPRESS-CY7C1514AV18-167BZC Datasheet
1Mb / 26P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1514AV18-167BZC CYPRESS-CY7C1514AV18-167BZC Datasheet
646Kb / 28P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1514AV18-167BZI CYPRESS-CY7C1514AV18-167BZI Datasheet
1Mb / 26P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C1514AV18

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1510KV18 CYPRESS-CY7C1510KV18_09 Datasheet
836Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510JV18 CYPRESS-CY7C1510JV18_09 Datasheet
654Kb / 26P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1512KV18 CYPRESS-CY7C1512KV18 Datasheet
814Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510AV18 CYPRESS-CY7C1510AV18_07 Datasheet
646Kb / 28P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18_06 Datasheet
494Kb / 27P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18 Datasheet
369Kb / 24P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510AV18 CYPRESS-CY7C1510AV18 Datasheet
1Mb / 26P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510JV18 CYPRESS-CY7C1510JV18 Datasheet
628Kb / 26P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18_09 Datasheet
675Kb / 29P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1511KV18 CYPRESS-CY7C1511KV18_09 Datasheet
837Kb / 31P
   72-Mbit QDR II SRAM 4-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com