Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PO74G112ASR Datasheet(PDF) 2 Page - Potato Semiconductor Corporation

Part # PO74G112ASR
Description  DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  POTATO [Potato Semiconductor Corporation]
Direct Link  http://www.potatosemi.com
Logo POTATO - Potato Semiconductor Corporation

PO74G112ASR Datasheet(HTML) 2 Page - Potato Semiconductor Corporation

  PO74G112ASR Datasheet HTML 1Page - Potato Semiconductor Corporation PO74G112ASR Datasheet HTML 2Page - Potato Semiconductor Corporation PO74G112ASR Datasheet HTML 3Page - Potato Semiconductor Corporation PO74G112ASR Datasheet HTML 4Page - Potato Semiconductor Corporation PO74G112ASR Datasheet HTML 5Page - Potato Semiconductor Corporation PO74G112ASR Datasheet HTML 6Page - Potato Semiconductor Corporation  
Zoom Inzoom in Zoom Outzoom out
 2 / 6 page
background image
Maximum Ratings
DC Electrical Characteristics
Symbol
Description
Test Conditions
Min
Typ
Max
Unit
VOH
Output High voltage
Vcc=3V Vin=VIH or VIL, IOH= -12mA
2.4
3
-
V
VOL
Output Low voltage
Vcc=3V Vin=VIH or VIL, IOH=12mA
-
0.3
0.5
V
VIH
Input High voltage
Guaranteed Logic HIGH Level (Input Pin)
2
-
5.5
V
VIL
Input Low voltage
Guaranteed Logic LOW Level (Input Pin)
-0.5
-
0.8
V
IIH
Input High current
Vcc = 3.6V and Vin = 5.5V
-
-
1
uA
IIL
Input Low current
Vcc = 3.6V and Vin = 0V
-
-
-1
uA
VIK
Clamp diode voltage
Vcc = Min. And
IIN = -18mA
-
-0.7
-1.2
V
Notes:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2.
Typical values are at Vcc = 3.3V, 25 °C ambient.
3.
This parameter is guaranteed but not tested.
4.
Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
5.
VoH = Vcc – 0.6V at rated current
Description
Max
Unit
Storage Temperature
-65 to 150
°C
Operation Temperature
-55 to 125
°C
Operation Voltage
-0.5 to +4.6
V
Input Voltage
-0.5 to +5.5
V
Output Voltage
-0.5 to Vcc+0.5
V
Note:
stresses greater than listed under
Maximum
Ratings
may
cause
permanent damage to the device. This
is a stress rating only and functional
operation of the device at these or any
other conditions above those indicated
in the operational sections of this
specification is not implied. Exposure
to absolute maximum rating conditions
for extended periods may affect
reliability specification is not implied.
2
Copyright © Potato Semiconductor Corporation
74 Series GHz Logic
PO74G112A
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
WITH CLEAR AND PRESET
04/19/09


Similar Part No. - PO74G112ASR

ManufacturerPart #DatasheetDescription
logo
Potato Semiconductor Co...
PO74G112A POTATO-PO74G112A_14 Datasheet
1Mb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET
More results

Similar Description - PO74G112ASR

ManufacturerPart #DatasheetDescription
logo
Potato Semiconductor Co...
PO74G112A POTATO-PO74G112A_14 Datasheet
1Mb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET
logo
Texas Instruments
74ACT11112 TI-74ACT11112 Datasheet
75Kb / 5P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74F112 TI-SN74F112 Datasheet
73Kb / 5P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112A TI-SN74LVC112A Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
74ACT11112 TI1-74ACT11112_11 Datasheet
214Kb / 8P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112A TI1-SN74LVC112A_15 Datasheet
990Kb / 24P
[Old version datasheet]   SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54LS112A TI-SN54LS112A Datasheet
300Kb / 9P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT112 TI-CD54ACT112_08 Datasheet
546Kb / 13P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Renesas Technology Corp
HD74LS112 RENESAS-HD74LS112 Datasheet
291Kb / 11P
   Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear)
Jul.13.2005
More results


Html Pages

1 2 3 4 5 6


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com