Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PCS2P5T915A Datasheet(PDF) 9 Page - PulseCore Semiconductor

Part # PCS2P5T915A
Description  Low Voltage (2.5V) High Accuracy 1:5 Clock Fan-Out Buffer
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PULSECORE [PulseCore Semiconductor]
Direct Link  http://www.onsemi.com/
Logo PULSECORE - PulseCore Semiconductor

PCS2P5T915A Datasheet(HTML) 9 Page - PulseCore Semiconductor

Back Button PCS2P5T915A Datasheet HTML 5Page - PulseCore Semiconductor PCS2P5T915A Datasheet HTML 6Page - PulseCore Semiconductor PCS2P5T915A Datasheet HTML 7Page - PulseCore Semiconductor PCS2P5T915A Datasheet HTML 8Page - PulseCore Semiconductor PCS2P5T915A Datasheet HTML 9Page - PulseCore Semiconductor PCS2P5T915A Datasheet HTML 10Page - PulseCore Semiconductor PCS2P5T915A Datasheet HTML 11Page - PulseCore Semiconductor PCS2P5T915A Datasheet HTML 12Page - PulseCore Semiconductor PCS2P5T915A Datasheet HTML 13Page - PulseCore Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 23 page
background image
September 2006
PCS2P5T915A
rev 0.2
Low Voltage (2.5V) High Accuracy 1:5 Clock Fan-Out Buffer
9 of 23
Notice: The information in this document is subject to change without notice.
Differential Input AC Test Conditions for LVEPECL
Symbol
Parameter
Value
Units
VDIF
Input Signal Swing
1
732
mV
VX
Differential Input Signal Crossing Point
2
1082
mV
VTHI
Input Timing Measurement Reference Level
3
Crossing Point
V
tR, tF
Input Signal Edge Rate
4
1
V/nS
Notes: 1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment.
Compliant devices must meet the VDIF (AC) specification under actual use conditions.
2. A 1082mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant
devices must meet the VX specification under actual use conditions.
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
4. The input signal edge rate of 1V/nS or greater is to be maintained in the 20% to 80% range of the input waveform.
DC Electrical Characteristics Over Operating Range for 2.5V LVTTL
1
Symbol
Parameter
Test Conditions
Min
Typ
8
Max
Unit
Input Characteristics
IIH
Input HIGH Current
10
VDD= 2.6V
VI = VDDQ/GND
±5
IIL
Input LOW Current
10
VDD= 2.6V
VI = GND/VDDQ
±5
µA
VIK
Clamp Diode Voltage
VDD= 2.4V, IIN = -18mA
- 0.7
- 1.2
V
VIN
DC Input Voltage
-0.3
+3.6
V
Single-Ended Inputs
2
VIH
DC Input HIGH
1.7
V
VIL
DC Input LOW
0.7
V
Differential Inputs
VDIF
DC Differential Voltage
3,9
0.2
V
VCM
DC Common Mode Input
Voltage
4,9
1150
1250
1350
mV
VIH
DC Input HIGH
5,6,9
VREF+ 100
mV
VIL
DC Input LOW
5,7,9
VREF- 100
mV
VREF
Single-Ended Reference
Voltage
5,9
1250
mV
Output Characteristics
IOH= -12mA
VDDQ- 0.4
V
VOH
Output HIGH Voltage
IOH= -100µA
VDDQ- 0.1
V
IOL= 12mA
0.4
V
VOL
Output LOW Voltage
IOL= 100µA
0.1
V
Notes: 1. See RECOMMENDED OPERATING RANGE table.
2. For 2.5V LVTTL single-ended operation, the RxS pin is tied HIGH and A/VREF is tied to GND.
3. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the
"complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW
input. The AC differential voltage must be achieved to guarantee switching to a new state.
4. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.
5. For single-ended operation, in differential mode, A/VREF is tied to the DC voltage VREF.
6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
8. Typical values are at VDD = 2.5V, VDDQ = VDD, +25°C ambient.
9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input
interface table should be referenced.
10. For differential mode (RxS = LOW), A and A/VREF must be at the opposite rail.


Similar Part No. - PCS2P5T915A

ManufacturerPart #DatasheetDescription
logo
PulseCore Semiconductor
PCS2P5T9050A PULSECORE-PCS2P5T9050A Datasheet
436Kb / 10P
   2.5V Single Data Rate1:5 Clock Buffer Terabuffer
PCS2P5T9050AF-28TR PULSECORE-PCS2P5T9050AF-28TR Datasheet
436Kb / 10P
   2.5V Single Data Rate1:5 Clock Buffer Terabuffer
PCS2P5T9050AF-28TT PULSECORE-PCS2P5T9050AF-28TT Datasheet
436Kb / 10P
   2.5V Single Data Rate1:5 Clock Buffer Terabuffer
PCS2P5T9050AG-28TR PULSECORE-PCS2P5T9050AG-28TR Datasheet
436Kb / 10P
   2.5V Single Data Rate1:5 Clock Buffer Terabuffer
PCS2P5T9050AG-28TT PULSECORE-PCS2P5T9050AG-28TT Datasheet
436Kb / 10P
   2.5V Single Data Rate1:5 Clock Buffer Terabuffer
More results

Similar Description - PCS2P5T915A

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT5T915 IDT-IDT5T915 Datasheet
127Kb / 19P
   2.5V DIFFERENTIAL 1:5 CLOCK BUFFER TERABUFFER
5T915 IDT-5T915 Datasheet
322Kb / 21P
   2.5V Differential 1:5 Clock Buffer Terabuffer
logo
Renesas Technology Corp
5T915 RENESAS-5T915 Datasheet
527Kb / 22P
   2.5V Differential 1:5 Clock Buffer Terabuffer™
Mar 2020
logo
Texas Instruments
CDC3RL02 TI-CDC3RL02 Datasheet
750Kb / 15P
[Old version datasheet]   LOW PHASE-NOISE TWO-CHANNEL CLOCK FAN-OUT BUFFER
CDC3RL02YFPR TI1-CDC3RL02YFPR Datasheet
750Kb / 15P
[Old version datasheet]   LOW PHASE-NOISE TWO-CHANNEL CLOCK FAN-OUT BUFFER
CDC3RL02 TI1-CDC3RL02_16 Datasheet
820Kb / 20P
[Old version datasheet]   Low Phase-Noise Two-Channel Clock Fan-Out Buffer
logo
Nexperia B.V. All right...
74AVC9112 NEXPERIA-74AVC9112 Datasheet
205Kb / 16P
   1-to-4 fan-out buffer
Rev. 1 - 23 April 2018
74AVC1T1022 NEXPERIA-74AVC1T1022 Datasheet
270Kb / 25P
   1-to-4 fan-out buffer
74AVC1T1004 NEXPERIA-74AVC1T1004 Datasheet
262Kb / 18P
   1-to-4 fan-out buffer
Rev. 2 - 1 March 2021
logo
Pericom Semiconductor C...
PI49FCT20802 PERICOM-PI49FCT20802_11 Datasheet
749Kb / 7P
   1:5/1:7 2.5V Clock Buffer for Networking Applications
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com