Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TLV1548M Datasheet(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
Part # TLV1548M
Description  LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TLV1548M Datasheet(HTML) 3 Page - Texas Instruments

  TLV1548M Datasheet HTML 1Page - Texas Instruments TLV1548M Datasheet HTML 2Page - Texas Instruments TLV1548M Datasheet HTML 3Page - Texas Instruments TLV1548M Datasheet HTML 4Page - Texas Instruments TLV1548M Datasheet HTML 5Page - Texas Instruments TLV1548M Datasheet HTML 6Page - Texas Instruments TLV1548M Datasheet HTML 7Page - Texas Instruments TLV1548M Datasheet HTML 8Page - Texas Instruments TLV1548M Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 37 page
background image
TLV1544C, TLV1544I, TLV1548C, TLV1548I, TLV1548M
LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS
SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.†
NO.‡
I/O
DESCRIPTION
A0–A3
A4–A7
6–9
1–4
5–8
I
Analog inputs. The analog inputs are internally multiplexed. (For a source impedance greater than
1 k
Ω, the asynchronous start should be used to increase the sampling time.)
CS
16
15
I
Chip select. A high-to-low transition on CS resets the internal counters and controls and enables DATA IN,
DATA OUT, and I/O CLK within the maximum setup time. A low-to-high transition disables DATA IN, DATA
OUT, and I/O CLK within the setup time.
CSTART
10
9
I
Sampling/conversion start control. CSTART controls the start of the sampling of an analog input from a
selected multiplex channel. A high-to-low transition starts the sampling of the analog input signal. A
low-to-high transition puts the sample-and-hold function in hold mode and starts the conversion. CSTART
is independent from I/O CLK and works when CS is high. The low CSTART duration controls the duration
of the sampling cycle for the switched capacitor array. CSTART is tied to VCC if not used.
DATA IN
2
17
I
Serial data input. The 4-bit serial data selects the desired analog input and test voltage to be converted next
in a normal cycle. These bits can also set the conversion rate and enable the power-down mode.
When operating in the microprocessor mode, the input data is presented MSB first and is shifted in on the
first four rising (INV CLK = VCC) or falling (INV CLK = GND) edges of I/O CLK (after CS↓).
g(
CC)g (
)
g
(
)
When operating in the DSP mode, the input data is presented MSB first and is shifted in on the first four
falling (INV CLK = VCC) or rising (INV CLK = GND) edges of I/O CLK (after FS↓).
After the four input data bits have been read into the input data register, DATA IN is ignored for the remainder
of the current conversion period.
DATA OUT
1
16
O
Three-state serial output of the A/D conversion result. DATA OUT is in the high-impedance state when CS
is high and active when CS is low or after FS
↓ (in DSP mode). With a valid CS signal, DATA OUT is removed
from the high-impedance state and is driven to the logic level corresponding to the MSB or LSB value of
the previous conversion result. DATA OUT changes on the falling (microprocessor mode) or rising (DSP
mode) edge of I/O CLK.
EOC
4
19
O
End of conversion. EOC goes from a high to a low logic level on the tenth rising (microprocessor mode)
or tenth falling (DSP mode) edge of I/O CLK and remains low until the conversion is complete and data is
ready for transfer. EOC can also indicate that the converter is busy.
FS
13
12
I
DSP frame synchronization input. FS indicates the start of a serial data frame into or out of the device. FS
is tied to VCC when interfacing the device with a microprocessor.
GND
11
10
Ground return for internal circuitry. All voltage measurements are with respect to GND, unless otherwise
noted.
INV CLK
12
11
I
Inverted clock input. INV CLK is tied to GND when an inverted I/O CLK is used as the source of the input
clock. This affects both microprocessor and DSP interfaces. INV CLK is tied to VCC if I/O CLK is not
inverted. INV CLK can also invoke a built-in test mode.
† Terminal numbers are for the D package.
‡ Terminal numbers are for the DB, J, and FK packages.


Similar Part No. - TLV1548M

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLV1548MFKB TI-TLV1548MFKB Datasheet
774Kb / 41P
[Old version datasheet]   LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS
TLV1548MJ TI-TLV1548MJ Datasheet
774Kb / 41P
[Old version datasheet]   LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS
TLV1548MJB TI-TLV1548MJB Datasheet
774Kb / 41P
[Old version datasheet]   LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS
More results

Similar Description - TLV1548M

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLV1544C TI-TLV1544C_08 Datasheet
774Kb / 41P
[Old version datasheet]   LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS
TLV1548-EP TI1-TLV1548-EP Datasheet
692Kb / 35P
[Old version datasheet]   LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL AND 8 ANALOG INPUTS
TLV1548-Q1 TI1-TLV1548-Q1 Datasheet
537Kb / 34P
[Old version datasheet]   LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL AND 8 ANALOG INPUTS
TLC1542 TI1-TLC1542_13 Datasheet
1Mb / 33P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC1542C TI-TLC1542C Datasheet
424Kb / 27P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC1542I TI1-TLC1542I_14 Datasheet
1Mb / 34P
[Old version datasheet]    10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLV1543 TI-TLV1543 Datasheet
611Kb / 26P
[Old version datasheet]   3.3V 10 BIT ANALOG TO DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC542 TI1-TLC542 Datasheet
178Kb / 12P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 INPUTS
TLC540I TI1-TLC540I_14 Datasheet
844Kb / 19P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 INPUTS
TLC545C TI-TLC545C Datasheet
184Kb / 13P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com